


©MOTOROLA INC., 1984



This block diagram shows a typical cost effective microcomputer. The MPU is the center of the microcomputer system and is shown in a minimum system interfacing with a ROM combination chip. It is not intended that this system be limited to this function but that it be expandable with other parts in the M6800 Microcomputer family.

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	V
Input Voltage	Vin	-0.3 to +7.0	V
Operating Temperature Range MC6802, MC680A02, MC680B02 MC6802C, MC680A02C MC6802NS MC6808, MC68A08, MC68B08	τ <sub>Α</sub>	0 to + 70 - 40 to + 85 0 to + 70 0 to + 70	°C
Storage Temperature Range	T <sub>stg</sub>	- 55 to + 150	°C

This input contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>CC</sub>).

(1)

(2)

(3)

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Average Thermal Resistance (Junction to Ambient)	(Company)	P	
Plastic	0.	100	°C/W
Ceramic	ØJA	50	C/ VV

#### POWER CONSIDERATIONS

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

 $T_J = T_A + (P_D \bullet \theta_{JA})$ 

Where:

TA≡Ambient Temperature, °C

 $\theta_{JA} \equiv Package Thermal Resistance, Junction-to-Ambient, °C/W$ 

PD≡PINT+PPORT

<sup>™</sup>PINT≡ICC×VCC, Watts – Chip Internal Power

PPORT = Port Power Dissipation, Watts – User Determined

For most applications PPORT ≪ PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

 $P_{D} = K \div (T_{J} + 273^{\circ}C)$ 

Solving equations 1 and 2 for K gives:

 $K = P_{D} \bullet (T_{A} + 273 \,^{\circ}C) + \theta_{JA} \bullet P_{D}^{2}$ 

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring  $P_D$  (at equilibrium) for a known T<sub>A</sub>. Using this value of K the values of  $P_D$  and T<sub>J</sub> can be obtained by solving equations (1) and (2) iteratively for any value of T<sub>A</sub>.

Characteristic		Symbol	Min	Тур	Max	Unit
Input High Voltage	Logic, EXTAL RESET	VIН	V <sub>SS</sub> +2.0 V <sub>SS</sub> +4.0		Vcc Vcc	V
Input Low Voltage	Logic, EXTAL, RESET	VIL	V <sub>SS</sub> -0.3		V <sub>SS</sub> +0.8	V
Input Leakage Current (Vin=0 to 5.25 V, V <sub>CC</sub> =max)	Logic	lin	_	1.0	2.5	μA
Output High Voltage $(I_{Load} = -205 \mu A, V_{CC} = min)$ $(I_{Load} = -145 \mu A, V_{CC} = min)$ $(I_{Load} = -100 \mu A, V_{CC} = min)$	D0-D7 A0-A15, R/W, VMA, E BA	Vон	V <sub>SS</sub> +2.4 V <sub>SS</sub> +2.4 V <sub>SS</sub> +2.4	_ _ _	-	v
Output Low Voltage (I <sub>Load</sub> = 1.6 mA, V <sub>CC</sub> = min)		VOL			VSS+0.4	V
Internal Power Dissipation (Measured at $T_A = 0$ °C)		PINT	_	0.750	1.0	W
V <sub>CC</sub> Standby	Power Down Power Up	V <sub>SBB</sub> V <sub>SB</sub>	4.0 4.75	-	5,25 5.25	Υ,
Standby Current		ISBB		<u> - </u>	8.0	mA
Capacitance # (V <sub>in</sub> =0, T <sub>A</sub> =25°C, f=1.0 MHz)	D0-D7 Logic Inputs, EXTAL	C <sub>in</sub>	3	10 6.5	12.5 10	pF
	A0-A15, R/W, VMA	C <sub>out</sub>		-	12	pF


\*In power-down mode, maximum power dissipation is less than 42 mW. #Capacitances are periodically sampled rather than 100% tested.

# **CONTROL TIMING** (V<sub>CC</sub>=5.0 V $\pm$ 5%, V<sub>SS</sub>=0, T<sub>A</sub>=T<sub>L</sub> to T<sub>H</sub>, unless otherwise noted)

Characteristics	Symbol	MC68	5802 302NS 6808		8A02 8A08		8B02 8B08	Unit
		Min	Max	Min	Max	Min	Max	
Frequency of Operation	fo	0.1	1.0	0.1	1.5	0.1	2.0	MHz
Crystal Frequency	<sup>f</sup> XTAL	1.0	4.0	1.0	6.0	1.0	8.0	MHz
External Oscillator Frequency	4xf <sub>O</sub>	0.4	4.0	0.4	6.0	0.4	8.0	MHz
Crystal Oscillator Start Up Time	t <sub>rc</sub>	100	-	100	-	100	_	ms
Processor Controls (HALT, MR, RE, RESET, IRQ NM) Processor Control Setup Time Processor Control Rise and Fall Time	tPCS tPCr,	200	-	140		110	-	ns ns
(Does Not Apply to RESET)	tPCf	I	I	I	l	I	I	اـــــــا
ARCHINE DOW								


ldent. Number	Characteristic	Symbol		6802 62NS 6808		8A02 8A08		8B02 8B08	Unit
			Min	Max	Min	Max	Min	Max	
1	Cycle Time	. t <sub>cyc</sub>	1.0	10	0.667	10	0.5	10	μs
2	Pulse Width, E Low	PWEL	450	5000	280	5000	210	5000	ns
3	Pulse Width, E High	PWEH	450	9500	280	9700	220	9700	ns
4	Clock Rise and Fall Time	tr, tf	-	25	-	25	-	25	ns
9	Address Hold Time*	tAH	20		20	-	20	1	ns
12	Non-Muxed Address Valid Time to E (See Note 5)	tAV1 tAV2	160 -	- 270	100 -		50	2	ns
17	Read Data Setup Time	<sup>t</sup> DSR	100	_	70		60	-	ns
18	Read Data Hold Time	<sup>t</sup> DHR	10	-	10	/ <sub>^</sub>	10	-	ns
19	Write Data Delay Time	<sup>t</sup> DDW	-	225	-@	170	-	160	ns
21	Write Data Hold Time*	<sup>t</sup> DHW	30	-	20		20	_	ns
29	Usable Access Time (See Note 4)	tACC	535	_	335		235	-	ns

\*Address and data hold times are periodically tested rather than 100% tested.



#### NOTES:

- 1. Voltage levels shown are VL  $\leq$  0.4 V, VH  $\geq$  2.4 V, unless otherwise specified.
- 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise noted.
- 3 All electricals shown for the MC6802 apply to the MC6802NS and MC6808, unless otherwise noted.
- 4. Usable access time is computed by: 12+3+4-17.
- 5. If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A and B parts (MC68A02, MC68A08, MC68B02, MC68B08). On-board RAM can be used for data storage with all parts.
- 6. All electrical and control characteristics are referenced from:  $T_L = 0^{\circ}C$  minimum and  $T_H = 70^{\circ}C$  maximum.



## MPU REGISTERS

A general block diagram of the MC6802 is shown in Figure 6. As shown, the number and configuration of the registers are the same as for the MC6800. The 128 × 8-bit RAM\* has been added to the basic MPU. The first 32 bytes can be retained during power-up and power-down conditions via the RE signal.

The MC6802NS is identical to the MC6802 except for the standby feature on the first 32 bytes of RAM. The standby feature does not exist on the MC6802NS and thus pin 35 must be tied to 5 V.

The MC6808 is identical to the MC6802 except for onboard RAM. Since the MC6808 does not have on-board RAM pin 36 must be tied to ground allowing the processor to utilize up to 64K bytes of external memory.

The MPU has three 16-bit registers and three 8-bit registers available for use by the programmer (Figure 7).

#### **PROGRAM COUNTER**

The program counter is a two byte (16-bit) register that points to the current program address.

#### STACK POINTER

The stack pointer is a two byte register that contains the address of the next available location in an external pushdown/pop-up stack. This stack is normally a random access read/write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

#### INDEX REGISTER

The index register is a two byte register that is used to store data or a 16-bit memory address for the indexed mode of memory addressing.

#### ACCUMULATORS

The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit (ALU).

#### CONDITION CODE REGISTER

The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative (N), Zero (Z), Overflow (V), Carry from bit 7 (C), and Half Carry from bit 3 (H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit (I). The unused bits of the Condition Code Register (b6 and b7) are ones.

Figure 8 shows the order of saving the microprocessor status within the stack.

\*If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A and B parts (MC68A02, MC68A08, MC68B02, and MC68B08). On-board RAM can be used for data storage with all parts.





FIGURE 8 - SAVING THE STATUS OF THE MICROPROCESSOR IN THE STACK

SP = Stack Pointer

- CC = Condition Codes (Also called the Processor Status Byte)
- ACCB = Accumulator B
- ACCA = Accumulator A
- IXH = Index Register, Higher Order 8 Bits
- IXL = Index Register, Lower Order 8 Bits
- PCH = Program Counter, Higher Order 8 Bits
- PCL = Program Counter, Lower Order 8 Bits



## MPU SIGNAL DESCRIPTION

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor. These control and timing signals are similar to those of the MC6800 except that TSC, DBF,  $\phi$ 1,  $\phi$ 2 input, and two unused pins have been eliminated, and the following signal and timing lines have been added:

RAM Enable (RE)

Crystal Connections EXTAL and XTAL

Memory Ready (MR)

VCC Standby

Enable  $\phi$ 2 Output (E)

The following is a summary of the MPU signals:

#### ADDRESS BUS (A0-A15)

Sixteen pins are used for the address bus. The outputs are capable of driving one standard TTL load and 90 pF. These lines do not have three state capability.

#### DATA BUS (D0-D7)

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130 pF.

Data bus will be in the output mode when the internal RAM is accessed and RE will be high. This prohibits external data entering the MPU. It should be noted that the internal RAM is fully decoded from \$0000 to \$007F. External RAM at \$0000 to \$007F must be disabled when internal RAM is accessed.

#### HALT

When this input is in the low state, all activity in the machine will be halted. This input is level sensitive. In the HALT mode, the machine will stop at the end of an instruc-

tion, bus available will be at a high state, valid memory address will be at a low state. The address bus will display the address of the next instruction.

To ensure single instruction operation, transition of the  $\overrightarrow{HALT}$  line must occur tPCS before the falling edge of E and the  $\overrightarrow{HALT}$  line must go high for one clock cycle.

HALT should be tied high if not used. This is good engineering design practice in general and necessary to ensure proper operation of the part.

#### READ/WRITE (R/W)

This TTL-compatible output signals the peripherals and memory devices whether the MPU is in a read (high) or write (low) state. The normal standby state of this signal is read (high). When the processor is halted, it will be in the read state. This output is capable of driving one standard TTL load and 90 pF.

#### VALID MEMORY ADDRESS (VMA)

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90 pF may be directly driven by this active high signal.

**BUS AVAILABLE (BA)** — The bus available signal will normally be in the low state; when activated, it will go to the high state indicating that the microprocessor has stopped and that the address bus is available (but not in a three-state condition). This will occur if the HALT line is in the low state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off-state and other outputs to their normally inactive level. The processor is removed from the

WAIT state by the occurrence of a maskable (mask bit I = 0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30 pF.

## INTERRUPT REQUEST (IRQ)

A low level on this input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being excuted before it recognizes the request. At that time, if the interrupt mask bit in the condition code register is not set, the machine will begin an interrupt sequence. The index register, program counter, accumulators, and condition code register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFF8 and \$FFF9 is loaded which causes the MPU to branch to an interrupt routine in memory.

The HALT line must be in the high state for interrupts to be serviced. Interrupts will be latched internally while HALT is low.

A nominal 3 k $\Omega$  pullup resistor to V<sub>CC</sub> should be used for wire-OR and optimum control of interrupts. IRQ may be tied directly to V<sub>CC</sub> if not used.

#### RESET

This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is low, the MPU is inactive and the information in the registers will be lost. If a high level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced high. For the restart, the last two (\$FFFE, \$FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by IRO. Power-up and reset timing and powerdown sequences are shown in Figures 9 and 10, respectively.

RESET, when brought low, must be held low at least three clock cycles. This allows adequate time to respond internally to the reset. This is independent of the tree power-up reset that is required.


When RESET is released it *must* go through the low-tohigh threshold without bouncing, oscillating, or otherwise causing an erroneous reset (less than three clock cycles). This may cause improper MPU operation until the next valid reset.

## NON-MASKABLE INTERRUPT (NMI)

A low-going edge on this input requests that a nonmaskable interrupt sequence be generated within the processor. As with the interrupt request signal, the processor will complete the current instruction that is being executed before it recognizes the  $\overline{\text{NMI}}$  signal. The interrupt mask bit in the condition code register has no effect on  $\overline{\text{NMI}}$ .

The index register, program counter, accumulators, and condition code registers are stored away on the stack. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFFC and \$FFFD is loaded causing the MPU to branch to an interrupt service routine in memory.

A nominal 3 k $\Omega$  pullup resistor to VCC should be used for wire-OR and optimum control of interrupts.  $\overline{\text{NMI}}$  may be tied




#### directly to VCC if not used.

Inputs  $\overline{IRQ}$  and  $\overline{NMI}$  are hardware interrupt lines that are sampled when E is high and will start the interrupt routine on a low E following the completion of an instruction.


Figure 11 is a flowchart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.

#### TABLE 1 — MEMORY MAP FOR INTERRUPT VECTORS

Vec	ctor	Description
MS	LS	Description
\$FFFE	\$FFFF	Restart
\$FFFC	\$FFFD	Non-Maskable Interrupt
\$FFFA	\$FFFB	Software Interrupt
\$FFF8	\$FFF9	Interrupt Request









# MC6802+MC6808+MC6802NS





Y1	C <sub>in</sub>	Cout
3.58 MHz	27 pF	27 pF
4 MHz	27 pF	27 pF
6 MHz	20 pF	20 pF
8 MHz	18 pF	18 pF

#### Crystal Loading




#### Nominal Crystal Parameters\*

	3.58 MHz	4.0 MHz	6.0 MHz	8.0 MHz
RS	60 <b>Ω</b>	50 Ω	30-50 Ω	20-40 Ω
C0	3.5 pF	6.5 pF	4-6 pF	4-6 pF
C1	0.015 pF	0.025 pF	0.01-0.02 pF	0.01-0.02 pF
Q	>40K	>30K	> 20K	> 20K

\*These are representative AT-cut parallel resonance crystal parameters only. Crystals of other types of cuts may also be used.

Figure 13 - SUGGESTED PC BOARD LAYOUT


Example of Board Design Using the Crystal Oscillator



10







#### RAM ENABLE (RE - MC6802 + MC6802NS ONLY)

A TTL-compatible RAM enable input controls the on-chip RAM of the MC6802. When placed in the high state, the onchip memory is enabled to respond to the MPU controls. In the low state, RAM is disabled. This pin may also be utilized to disable reading and writing the on-chip RAM during a power-down situation. RAM Enable must be low three cycles before V<sub>CC</sub> goes below 4.75 V during power-down. RAM enable must be tied low on the MC6808. RE should be tied to the correct high or low state if not used.

#### EXTAL AND XTAL

These inputs are used for the internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal (see Figure 12). (AT-cut.) A divide-by-four circuit has been added so a 4 MHz crystal may be used in lieu of a 1 MHz crystal for a more cost-effective system. An example of the crystal circuit layout is shown in Figure 13. Pin 39 may be driven externally by a TTL input signal four times the required E clock frequency. Pin 38 is to be grounded.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the on-chip oscillator.

LC networks are not recommended to be used in place of the crystal.

If an external clock is used, it may not be halted for more than  $t_{PW\phi L}$ . The MC6802, MC6808 and MC6802NS are dynamic parts except for the internal RAM, and require the external clock to retain information.

#### MEMORY READY (MR)

MR is a TTL-compatible input signal controlling the stretching of E. Use of MR requires synchronization with the  $4xf_0$  signal, as shown in Figure 14. When MR is high, E will be in normal operation. When MR is low, E will be stretched integral numbers of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Figure 15.

MR should be tied high (connected directly to V<sub>CC</sub>) if not used. This is necessary to ensure proper operation of the part. A maximum stretch is  $t_{OVC}$ .

#### ENABLE (E)

This pin supplies the clock for the MPU and the rest of the system. This is a single-phase, TTL-compatible clock. This clock may be conditioned by a memory read signal. This is equivalent to  $\phi 2$  on the MC6800. This output is capable of driving one standard TTL load and 130 pF.

#### VCC STANDBY (MC6802 ONLY)

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus, retention of data in this portion of the RAM on a power-up, power-down, or standby condition is guaranteed. Maximum current drain at V<sub>SB</sub> maximum is I<sub>SBB</sub>. For the MC6802NS this pin must be connected to V<sub>CC</sub>.

#### MPU INSTRUCTION SET

The instruction set has 72 different instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions (Tables 2 through 6). The instruction set is the same as that for the MC6800.

# MPU ADDRESSING MODES

There are seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 7 along with the associated instruction execution time that is given in machine cycles. With a bus frequency of 1 MHz, these times would be microseconds.

#### ACCUMULATOR (ACCX) ADDRESSING

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

#### IMMEDIATE ADDRESSING

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The MPU addresses this location when it fetches the immediate instruction for execution. These are two- or three-byte instructions.

#### DIRECT ADDRESSING

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine, i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random-access memory. These are two-byte instructions.

#### EXTENDED ADDRESSING

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight bits of the address of the operand. The third byte of the instruction is used as the lower eight bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions.

#### INDEXED ADDRESSING

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits in the MPU. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

# MC6802•MC6808•MC6802NS

#### IMPLIED ADDRESSING

In the implied addressing mode, the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

#### **RELATIVE ADDRESSING**

In relative addressing, the address contained in the second

byte of the instruction is added to the program counter's lowest eight bits plus two. The carry or borrow is then added to the high eight bits. This allows the user to address data within a range of - 125 to + 129 bytes of the present instruction. These are two-byte instructions.

TABLE 2 –	MICROPROCESSOR	INSTRUCTION	SET -	ALPHABETIC	SEQUENCE

ABA ADC ADD AND ASL ASR	Add Accumulators Add with Carry Add Logical And Arithmetic Shift Left Arithmetic Shift Right	CLR CLV CMP COM CPX DAA
BCC BCS BEQ BGE BGT BHI BIT BLE BLS BLT BMI BNE BPL BRA BSR BVC BVS	Branch if Carry Clear Branch if Carry Set Branch if Equal to Zero Branch if Greater or Equal Zero Branch if Greater than Zero Branch if Higher Bit Test Branch if Less or Equal Branch if Lower or Same Branch if Lower or Same Branch if Less than Zero Branch if Minus Branch if Minus Branch if Not Equal to Zero Branch if Not Equal to Zero Branch if Not Equal to Zero Branch Always Branch Always Branch to Subroutine Branch if Overflow Clear Branch if Overflow Set	DEC DES DEX EOR INC INS INX JSR LDA LDS LDX LSR NOP
CBA CLC CLI	Compare Accumulators Clear Carry Clear Interrupt Mask	ORA
	ACHINE DOS	

CLR	Clear
CLV	Clear Overflow
CMP	Compare
COM	Complement
CPX	Compare Index Register
DAA	Decimal Adjust
DEC	Decrement
DES	Decrement Stack Pointer
DEX	Decrement Index Register
EOR	Exclusive OR
INC	Increment
INS	Increment Stack Pointer
INX	Increment Index Register
JMP	Jump
JSR	Jump to Subroutine
LDA	Load Accumulator
LDS	Load Stack Pointer
LDX	Load Index Register
LSR	Logical Shift Right
NEG	Negate
NOP	No Operation
ORA	Inclusive OR Accumulator

# Push Data

	- SIGN
1 (2) ( 10 ( 0)	
PUL	Pull Data
ROL	Rotate Left
ROR	Rotate Right
RTI	Return from Interrupt
RTS	Return from Subroutine
SBA SBC	Subtract Accumulators
SEC	Subtract with Carry Set Carry
SEI	Set Interrupt Mask
SEV	Set Overflow
STA	Store Accumulator
STS STX	Store Stack Register Store Index Register
SUB	Subtract
SWI	Software Interrupt
TAB	Transfer Accumulators
TAP	Transfer Accumulators to Condition Code Reg.
TBA TPA	Transfer Accumulators
TST	Transfer Condition Code Reg. to Accumulator Test
TSX	Transfer Stack Pointer to Index Register
TXS	Transfer Index Register to Stack Pointer
WAI	Wait for Interrupt

- 1

Departations         MACOUNC         OP         -         OP         A         A         A         A         A         A        A         A         A </th <th></th> <th></th> <th>1</th> <th>мме</th> <th>D</th> <th>D</th> <th>REC</th> <th></th> <th>DRES</th> <th>NDE</th> <th></th> <th>r</th> <th>XTN</th> <th>D</th> <th>IA</th> <th>APLI</th> <th>ED</th> <th>BOOLEAN/ARITHMETIC OPERATION COND. CODE REG.</th>			1	мме	D	D	REC		DRES	NDE		r	XTN	D	IA	APLI	ED	BOOLEAN/ARITHMETIC OPERATION COND. CODE REG.
Act         ADD         C         2         2         9         3         2         8         4         3         1         4         A         1         2         1 <th1< th="">         1         1         1<th>OPERATIONS</th><th>MNEMONIC</th><th>OP</th><th>~</th><th>=</th><th>-</th><th></th><th></th><th>1</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></th1<>	OPERATIONS	MNEMONIC	OP	~	=	-			1									
ADB         CB         2         2         2         2         7         7         6         3         1         2         1         A <td></td> <td></td> <td></td> <td>2</td> <td></td> <td></td> <td>3</td> <td></td> <td></td> <td>5</td> <td></td> <td></td> <td></td> <td></td> <td><del>  .</del></td> <td></td> <td></td> <td>┽━━━┉━━━━┉┉┉━━┼┼┼┼┼┼┼</td>				2			3			5					<del>  .</del>			┽━━━┉━━━━┉┉┉━━┼┼┼┼┼┼┼
Bdd Arwith Gary         ADD A         Image: Proper Armity         ADD B         S         Z         A         A         B									1									
Add wn Carvy       ADB       B       2       B       4       3	Add Acmitrs			-	-		-							Ũ	18	2	1	
ADDB         CB         Z         Z         U         Z <thz< th="">         Z         Z         <thz< th=""></thz<></thz<>	Add with Carry		89	2	2	99	3	2	A9	5	2	89	4	3		-		
And       And       Set 1       C       2       4       3       2       4       3       2       4       3       2       4       3       2       4       3       2       5       4       3       4       5       2       1       0        0        0        0        0        0        0        0        0        0        0       0        0        0       0       0        0        0       0       0        0       0       0       1       1       1       1       1       1       1       1       1       1       1       1       1	,																	Vesse
ANDB         C4         2         2         0         3         2         6         5         2         6         4         3           Chan         Chan <thchan< th=""></thchan<>	And																	
Bit Tert         Bit A         S5         2         2         9         3         2         8         5         2         1         5         3         4         5         2         1         5         3         1 <th1< th="">         1         1         <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>1000 1000</td></t<></th1<>																		1000 1000
BIT3         C         Z         Z         D         J         Z         E         D         J         Z         F         G         J         F         G         J         F         G         J         F         G         J         C <thc< th="">         C         <thc< th=""> <thc< th=""></thc<></thc<></thc<>	Bit Test											2						
Deter         CLR         CLR<									•									
CLRA Compare         CLRA CLRA CMMA         BI         Z         PI         S         PI         <	Clear		<b>1</b>		-	05	5	2							1			
CLRB         CLRD         CLRD <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>01</td><td></td><td>-</td><td>1</td><td>0</td><td>J</td><td>16</td><td>2</td><td>1</td><td></td></t<>									01		-	1	0	J	16	2	1	
Campare         CMPA         81         2         2         1         2         2         1         2         1         2         1         4         3          A         <												Ì						
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Compare		81	2	2	91	3	2	Δ1	5	2	R1	л	3	5	4	•	
$ \begin{array}{c} \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	oumpare					-												
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Compare Acmitra			2	2	01	5	2		J.	2		4	3	1	2	,	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$									62	7	2	72	c	,		2	1	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	complement, 1.5								0.5	'	2	/3	b	3	42	2		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $																		A 1886-199.
Negazi       NEGA Negazi	0- 1 0'									2	~		~		53	2	1	
NEGB         NEGB         NEGB         Image: second adjust, A         DAA         Date         How and Adjust, A         DAA         Date         How and Adjust, A         DAA         Image: second adjust, A         DBC									60	/	2	/0	6	3		-		
Decembed Adjust A         DAA         Last A         Date A         Last A <t< td=""><td>(Negate)</td><td></td><td> </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	(Negate)																	
Decrement         DEC DECA DECA DECA DECA         DECA DECA         Second DECA         Second DECA </td <td></td>																		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Uecimal Adjust, A	DAA													19	2	1	
DECA DECB         DECA DECB         Image: Deca DECB <thimage: deca<="" th="">         Image: Deca         <thimage: d<="" td=""><td></td><td></td><td>1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></thimage:></thimage:>			1															
DECB         Exclusive OR         Each         B         Z         S         Z         T         S         S         Z         T         S         S         Z         T         S         S         Z         S         Z         S         Z         S         S         Z         S         S         Z         S         S         Z         S         S         S         S         S	Decrement								6A	7	2	7A	6	3				
Exclusive OR       EORA       EORA       ES       2       2       98       3       2       A8       5       2       18       4       3       POM - A       BOM - A															4A		1	A 1 A  • • 1 : 0 •
Exclusive OR       EORA       EORA       Ed 2       2       98       3       2       A8       5       2       18       4       3       A00M       A $\bullet$ 1       1       R         Increment       INCA       INCA       INCA       INCA       INCA       INCA       Increment		DECB									1				5A	2	<u>,</u> 18	B→ ·B ● 1 1 (4) ●
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Exclusive OR	EORA	88	2	2	98	3	2	A8	5	2	B8	4	3			F 7	
INCA       INCB       INCA		EORB	C8	2	2	D8	3	2	E8	5	2	F8	4	3		100	and the second s	B⊕M ·B
INCA       NCB $A + 1 - A$ $A + A - A$ $A = A$ $A + 1 - A$ $A + 1 - A$ $A + A - A$ $A = A$ $A + A - A$ $A = A$ $A = A$ $A = A - A$ $A = A$ $A = A - A - A$	Increment	INC							6C	7	2	70	6	3	A	-1		M+1 · M
INCB		INCA												di.	40	2	1	
Load Acmitr         LDAA         B         2         2         96         3         2         A         5         2         B         6         3         7         M         A         M         A           0r, Inclusive         0RAA         8A         2         2         9A         3         2         A         5         2         F6         3         -         M         -A         -A <td< td=""><td></td><td>INCB</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>đ</td><td></td><td>50</td><td>2</td><td>1</td><td></td></td<>		INCB											đ		50	2	1	
LDAB       C6       Z       Z       Def       3       Z       E6       S       Z       Fe       S       M       B       B       M       B       M       B       M       B       M       B       M       B       M       B       M       B       M       B       M       B       M       B       M       B       M       B       M       B       M       B       M	Load Acmitr	LDAA	86	2	2	96	3	2	A6	5	2	B6	·A	3		elle.		
Or, Inclusive       ORAB       8A       2       2       3A       3       2       AA       5       2       6A       3 $A + M + A$ $B + M + B$ Push Data       PSHA       PSHA      <												FG	4					
ORAB         CA         2         Da         3         2         FA         5         2         FA         4         3 $$ $B + M - B$ $0 - 1$ $1 - B$ $1 - B$ $M - B$ $0 - 1 - 1 - 1 - 1$ $0 - 1 - 1 - 1 - 1$ $0 - 1 - 1 - 1 - 1$ $0 - 1 - 1 - 1 - 1$ $0 - 1 - 1 - 1 - 1$ $0 - 1 - 1 - 1 - 1$ $0 - 1 - 1 - 1 - 1$ $0 - 1 - 1 - 1 - 1$ $0 - 1 - 1 - 1 - 1$ $0 - 1 - 1 - 1 - 1$ $0 - 1 - 1 - 1 - 1$ $0 - 1 - 1 - 1 - 1$ $0 -$	Or Inclusive										1		<b>"</b>	-	P			
Push Data       PSHA       PSHB       PSHB       PSHB       PULA $36$ 4       1       A       Msgp, SP       1 · SP $37$ 4       1       B       Msgp, SP       1 · SP $37$ 4       1       B       Msgp, SP       1 · SP $37$ 4       1       B       Msgp, SP       1 · SP $37$ 4       1       B       Msgp, SP       1 · SP $37$ 4       1       Sh       Msgp, SP       1 · SP $37$ 4       1       SP $37$ 4       1       SP $37$ 4       1       SP $1 \cdot SP$ $SP$ $1 \cdot SP$ $SP$ $32$ 4       1       SP $1 \cdot SP$ $SP$ $32$ 4       1 $SP$ $1 \cdot SP$ $SP$ <td>or, melasive</td> <td></td> <td>)  </td> <td></td> <td></td> <td></td> <td></td>	or, melasive													) 				
PSHB         PULA         PULA         PULA         PULB $37$ 4         1         B $MSp$ , SP         1         SP         MSP         A         I         I $MSp$ , SP         1         SP         MSP         A         I         I $MSp$ , SP         1 $SP$ , MSp         A         I         I $SP$ , MSP         A           Rotate Left         ROL         ROLA         RORA         Shift Left, Arithmetic         ASL         ASLA         ASLA         ASLA         ASLA         ASLA         ASRA         ASRA <td>Puch Data</td> <td></td> <td>00</td> <td>2</td> <td>-</td> <td>5</td> <td></td> <td>÷.,</td> <td>50</td> <td>5</td> <td>-</td> <td></td> <td><b>.</b></td> <td>3</td> <td>20</td> <td></td> <td>1</td> <td></td>	Puch Data		00	2	-	5		÷.,	50	5	-		<b>.</b>	3	20		1	
Pull Data       Pull A       Pull B       Pull B <td>1 4311 6 448</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Â</td> <td>6</td> <td>фг.</td> <td></td> <td></td> <td></td> <td></td> <td></td>	1 4311 6 448										Â	6	фг.					
PULB Rotate Left       PULB ROL ROLA ROLA ROLA ROLA ROLA ROLA ROLA	Pull Doro									þ	- Albert							
Rotate Left       ROL ROLA ROLA ROLB       ROL ROLA ROLB       ROL ROLB       ROL ROLA RORA RORA RORA RORA RORB       Go 7       2       79       6       3       49       2       1       A 59       2       1       A 59       2       1       A 8 $C$ $D$ $D$ $C$ $D$ $D$ $C$ $D$ $D$ $C$ $D$ $D$ $D$ $C$ $D$	run Deta								12									
Rotate Right       ROR	Pototo Loft							-	Sco.	÷	2	70	c	2	- 35	4		
Rotate Right       ROLB RORA RORA RORA RORA RORA RORA RORA ROR	Hotate Len						4	032300	23	P	4	19	0	3				
Rotate Right       ROR RORA RORA RORB       ROR RORA RORB       Soft Left, Arithmetic       ASL ASLA ASLB $66$ 7       2       76       6       3 $46$ 2       1       A B $46$ 2       1       A B $  -$						4	Ø.	×.										
RORA       RORA       RORB       RORD	0					- 41			<b>N</b>						59	2	1	
Bit filt Left, Arithmetic       ASL ASLA ASLA ASLB       ASL ASLA ASLB       ASL ASLA ASLB       ASL ASLB $68$ $7$ $2$ $78$ $63$ $48$ $2$ $1$ $8$ $C$ $b7$ $b0$ $\bullet$ $1$ $1$ $C$ $b7$ $b0$ Shift Right, Arithmetic       ASR ASRA       ASR ASRA $ASR$ $67$ $7$ $2$ $77$ $63$ $48$ $2$ $1$ $A$ $C$ $b7$ $b0$ $\bullet$ $1$ $1$ $C$ $1$ $C$ $b7$ $b0$ $\bullet$ $1$ $1$ $C$ $1$ $C$ $b7$ $b0$ $\bullet$ $I$ $I$ $C$ $I$ $I$ $I$ $C$ $I$ $I$ $I$ $C$ $I$	Hotate Right				4	¢۵. ۲	×.	din a	66	1	2	76	6	3				
Shift Left, Arithmetic       ASL ASLA ASLB       ASL ASLB       ASLB       ASLB <td></td> <td></td> <td></td> <td></td> <td>ditter.</td> <td>19.99</td> <td>e alla</td> <td>şr.</td> <td></td> <td></td> <td>i</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>					ditter.	19.99	e alla	şr.			i							
ASLA       ASLA       ASLE				di.		58.	offite.								56	2	1	
ASLB       ASLB       ASR       ASR <t< td=""><td>Shift Left, Arithmetic</td><td></td><td>A</td><td>- 198</td><td>6. T</td><td>\$."</td><td></td><td></td><td>68</td><td>7</td><td>2</td><td>78</td><td>6</td><td>3</td><td></td><td></td><td></td><td></td></t<>	Shift Left, Arithmetic		A	- 198	6. T	\$."			68	7	2	78	6	3				
Shift Right, Arithmetic       ASR       B       D       D       D       C <thc< th=""></thc<>				<b>b</b> .		-0-									48		1	
ASRA       B			gaar -		II.										58	2	1	8 J C b7 b0 • t t 6 t
ASRB       ASRB $64$ $7$ $2$ $74$ $6$ $3$ $57$ $2$ $1$ $B$ $b7$ $b0$ $C$ $\bullet$	Shift Right, Arithmetic	ASR 🖉		\$					67	7	2	77	6	3				
ASRB       Shift Right, Logic       LSRA $64$ 7       2       74       6       3 $57$ 2       1       B       b7       b0       C       •       •       1       1 $66$ 7       2       74       6       3 $44$ 2       1       B       b7       b0       C       •       •       8       7 $6$ 2       74       6       3 $44$ 2       1       A       0		ASRA		ų.											47	2	1	
Shift Right, Logic       LSR         LSRA       LSRA         LSRA       Store Acmitr.         Stare       STAA         Subtract       SUBA         SUBA       SUBA         Subtract       SUBA         SUBA       SUBA         Subtract       SUBA         SUBA       SU2         Subtract       SUBA         SUBA       SU2         Subtract       SUBA         SUBA       SU2         Subtract       SUBA         Subtract       SUBA         Subtract       SUBA         Subtract Acmitrs.       SBA         Sacce       C2       2       92       3       2       F0       4       3       A       M       A       M       A       I       1       1       1       1       1       1       1       1		ASAB	1000												57	2	1	B b7 b0 C • • ; ; 6 !
LSRA       USRB	Shift Right, Logic	LSR							64	7	2	74	6	3				
LSRB       JSRB	4	LSRA			1										44	2	1	
Store Acmitr.       STAA       97       4       2       A7       6       2       B7       5       3       A       M       A       M       I       1       1       R       I       1       R       A       M       A       A       M       A       A       M       A       B       A       A       M       A       B       A       A       A       A       A       A       A       A       A       A       A																		
STAB       STAB       O       7       4       2       67       6       2       F7       5       3       Image: Constraint of the state of t	Store Acmitr. 🥒 💷					97	4	2	A7	6	2	B7	5	3		-		
Subtract       SUBA       80       2       2       90       3       2       A0       5       2       80       4       3       A       M       A         Subtract       SUBB       CO       2       90       3       2       A0       5       2       80       4       3       A       M       A       M       A         Subtract       SUBB       CO       2       2       00       3       2       E0       5       2       FO       4       3       B       M       A       B       M       A       B       M       A       B       M       A       B       M       B       M       B       M       B       M       B       M       B       M       B       M       B       B       M       B       B       M       B       M       B       M       C       B       M       C       B       M       C       C       I       <	×						4			6	2		5	3				
SUBB       CO       2       2       DO       3       2       EO       5       2       FO       4       3       10       2       1       A       B       M<-B       0       1 <th1< th=""> <th1< th=""> <th1< td=""><td>Subtract</td><td></td><td>80</td><td>2</td><td>2</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th1<></th1<></th1<>	Subtract		80	2	2													
Subtract Achitrs.       SBA         Subtract Achitrs.       SBA         Subtr. with Carry       SBCB       22       2       92       3       2       A       5       C       A       B       A       M       C       -A         Subtr. with Carry       SBCB       C2       2       92       3       2       A       5       C       B       A       - M       C       -A         State       SBCB       C2       2       92       3       2       E2       5       2       F2       4       3       B       M       - C       -A       M       M       C       - A       M       M       - C       - A       M       M       - C       - A       M       - C       - A       M       - C       - A       M       - C       - A       - A       - A       - A       - B       - A       - B       - A       - B       - A       - B       - A       - B       - A       - B       - A       - B       - A       - B       - A       - B       - A       - B       - A       - B       - A       - B       - A       - B       - A       - B       - A																		
Subtr. with Carry         SBCA         82         2         2         92         3         2         A2         5         2         B2         4         3         A         M         C         A         C         A         C         A         C         A         C         A         C         A         C         A         C         A         C         A         D         D <thd< th="">         D         D         D</thd<> <td>Subtract Acmites</td> <td></td> <td>50</td> <td>-</td> <td>-</td> <td>20</td> <td>5</td> <td>"</td> <td>-0</td> <td>5</td> <td>٢</td> <td></td> <td>-*</td> <td>3</td> <td>10</td> <td>2</td> <td>1</td> <td></td>	Subtract Acmites		50	-	-	20	5	"	-0	5	٢		-*	3	10	2	1	
SBCB         C2         2         D2         3         2         E2         5         2         F2         4         3         8         M - C - B         •         1 <th1< th=""> <th1< th=""> <th1< th="">         &lt;</th1<></th1<></th1<>			22	2	,	02	2	2	0.2	F	2	BJ	~	2	10	2		
Transfer Acmltrs         TAB TBA         16         2         1         A         B         •         I         I         R         •         •         I         I         R         •         •         I         I         R         •         •         I         I         R         •         •         I         I         R         •         •         I         I         R         •         •         I         I         R         •         •         I         I         R	doard, write outry																	
TBA         17         2         1         B         A           Test, Zero or Minus         TST         6D         7         2         7D         6         3         M         – 00         •	Paralla		υZ	2	2	υZ	3	2	ΕŹ	3	2	٢Z	4	3		~		
Test         6D         7         2         7D         6         3         M = 00         •         1         1         R         R	ransier Acmitrs																	
	· ·								0-	-			,		17	2	1	
	west, Zero or Minus								60	1	2	7 D	6	3				
	b.																	
TSTB 50 2 1 8 - 00 • • 1 1 R R		TSTB													5 D	2	1	8 – 00 • • • 1 1 R R

### TABLE 3 - ACCUMULATOR AND MEMORY INSTRUCTIONS

#### LEGEND:

÷

- OP Operation Code (Hexadecimal);
- Number of MPU Cycles;
  - Number of Program Bytes; Arithmetic Plus;
  - Arithmetic Minus; Boolean AND;
- M . 0 Bit = Zero; Byte = Zero;

Ð

Boolean Inclusive OR;

Complement of M;

Transfer Into;

Boolean Exclusive OR;

- 00
- MSP Contents of memory location pointed to be Stack Pointer;

Note - Accumulator addressing mode instructions are included in the column for IMPLIED addressing

#### CONDITION CODE SYMBOLS:

- н
- Half-carry from bit 3; Interrupt mask
- Negative (sign bit) N Ζ
- Zero (byte) ٧
  - Overflow, 2's complement
- С Carry from bit 7
- R Reset Always
- Set Always S

t

- Test and set if true, cleared otherwise
- Not Affected •


**MOTOROLA** Semiconductor Products Inc.


14

#### TABLE 4 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

																		CO	ND	. CO	DE	RE	G
		16	име	D	D	IRE	т	1	NDE	х	E	XTN	D	IN	IPLI	ED		5	4	3	2	1	0
POINTER OPERATIONS	MNEMONIC	OP	~	#	OP	~	=	OP	~	=	OP	~	=	OP	~	#	BOOLEAN/ARITHMETIC OPERATION	Н	I	N	z	v	с
Compare Index Reg	CPX	8C	3	3	90	4	2	AC	6	2	BC	5	3				$X_{H} - M, X_{L} - (M + 1)$	•	•	$\bigcirc$	: (	8	•
Decrement Index Reg	DEX											ļ		09	4	1	X - 1 + X	•	•	•	: 1		•
Decrement Stack Pntr	DES	ĺ			1	1	í	ĺ	1				ł	34	4	1	SP ⇒ 1 ↔ SP	•	•	•	•	•	۲
Increment Index Reg	INX												i i	08	4	1	X + 1 · X	•	•	•	é.	٠	•
Increment Stack Pntr	INS		1											31	4	1	SP + 1 · · · SP	•		•		•	•
Load Index Reg	LOX	CE	3	3	DE	4	2	EE	6	2	۴E	5	3				M → X <sub>H</sub> , (M + 1) → X <sub>T</sub>	÷		(9)	1	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	AE	6	2	BE	5	3				M → SP <sub>H</sub> , (M + 1) → SP <sub>L</sub>	1 Contraction		9	:	R	•
Store Index Reg	STX .				DF	5	2	EF	7	2	FF	6	3				X <sub>H</sub> + M, X <sub>L</sub> - + (M + 1)			(9)	1	R	•
Store Stack Pntr	STS	[	ĺ	[	9F	5	2	AF	7	2	BF	6	3		(		SPH M, SPL (M + 1)		•	(9)	:[	R   -	•
Indx Reg 🗠 Stack Pntr	TXS				1								1	35	4	1	X 1 → SP	•	•	•	•	•	•
Stack Pntr → Indx Reg	TSX													30	4	1	SP + 1 - X	•	•	•	•	•	•
				т	ABL	E 5		JUN	1P <i>4</i>		BR	AN	СН	INS	TRU	ICTI	DNS.						
																	ACC CON	D. C	:00	DE R	EG		

					,						,					CON	D. C	DDE	REG	i.
		RE	LATI	IVE	1	NDE	х	E	XTN	D	IN	IPLIE	D		5	4	3	2	1	1
OPERATIONS	MNEMONIC	OP	~	#	OP	~	#	OP	~	#	OP	~	#	BRANCH TEST	H	1	N	z	v	C
Branch Always	BRA	20	4	2									1	None	•	•	•	•	•	
Branch If Carry Clear	BCC	24	4	2			1						ĥ	C = 0	•	•		٠	٠	•
Branch If Carry Set	B CS	25	-4	2								1979) 1979)		C = 1	•	•	•	•	•	
Branch If = Zero	BEQ	27	4	2	1	1	1			1				Z = 1		•	•	•	•	
Branch If ≥Zero	BGE	2C	4	2	1				ł	-@	1			N ⊕ V = 0	•	•	•	•	•	
Branch If >Zero	BGT	2E	4	2						(100mm		State.		$Z + (N \oplus V) = 0$	•	•	•	•	•	
Branch If Higher	BHI	22	4	2						and the second				C + Z = 0	•	•	•	•	•	
Branch If ≤ Zero	BLE	2 F	4	2					, di		\$			$Z + (N \oplus V) = 1$		•	•	•	•	
Branch If Lower Or Same	BLS	23	4	2	1		( )	di kana kana kana kana kana kana kana kan	-	ſ I		[		C + Z ≈ 1		•		•	•	
Branch If < Zero	BLT	2D	4	2		ĺ	. 4				1			N ⊕ V = 1		٠	•	•	•	
Branch If Minus	BMI	2B	4	2					e.					N = 1	•	•		•	•	1
Branch If Not Equal Zero	BNE	26	4	2		. 4	(Star)							Z = 0			•	•	•	
Branch If Overflow Clear	BVC	28	4	2	- All	dit .								V = 0	•	•	•	•	•	
Branch If Overflow Set	BVS	29	4	2	6. <sup>79</sup>	K.A	Ø							V = 1		•		•	•	
Branch If Plus	BPL	2A	4	2		2 197								N = 0	•	•		•	•	
Branch To Subroutine	BSR	8D	8	2		φ.									•	•		•	•	
Jump	JMP		à.	<b>[</b> ]	68	4	2	7E	3	3				See Special Operations	•	•	•	•	•	
Jump To Subroutine	JSR	100	199	di la	AD	8	2	ВD	9	3				(Figure 16)	•	•		•	•	
No Operation	NOP		1	1		-					01	2	1	Advances Prog. Cntr. Only		•			•	
Return From Interrupt	RTI	1. CO							ļ		3B	10	1				- (	0 -		<u> </u>
Return From Subroutine	RTS		ĺ –	1	1	1	i I				39	5	1		•	•	•	•	•	1.
Software Interrupt	SWI										3F	12	1	See Special Operations	•	•	•	•	•	
Wait for Interrupt	WAL										3E	9	1	(Figure 16)	•	(1)	•	•	•	
PROHIM																				






# 17

# SUMMARY OF CYCLE-BY-CYCLE OPERATION

Table 8 provides a detailed description of the information present on the address bus, data bus, valid memory address line (VMA), and the read/write line ( $R/\overline{W}$ ) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware as the control program is executed. The information is categorized in groups according to addressing modes and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table.)

Address Made and Instructions         Cycles         Orde in         VMA Line         Address Bus         P/W           IMMEDIATE         ADC EOR ADC EOR ADV DPA 2         2         1         1         0 p Code Address         1         0 p Code Derrah DDra Derrah DDra DER DER DER DER DER DER DER DER DER DER					TABLE 8 - OPERATIONS SUMMARY		
DDC         EDR AND AND DEA AND DEA BIT SBC         1         1         0 p Code Address (PX LDS         1         0 p Code (PX LDS         0 p Code (PX LDS         1         0 p Code (PX LDS         1         0 p Code (PX LDS         0 p Code Address + 1         1 p Code (PX LDS         0 p Code (PX LDS         0 p Code (PX LDS         0 p Code Address + 1         1 p Code (PX LDS         0 p Code (PX LDS         0 p Code (PX LDS         1 p Code (PX LDS         0 p Code (PX LDS         1 p CA LDS         0 p Code (PX LDS         1 p CA LDS         0 p Code (PX LDS         1 p CA LDS         0 p Code (PX LDS		Cycles			Address Bus		Data Bus
ADD BIT BIT SEC         CPA (M SUB         2 (P)         2 (P)         1 (P)         0 Code Address + 1 (P)         1 (P)         0 P Code (P)         0 P Code (P)           CPX LDS         3         1         1         0 D Code Address + 1 (P)         1 (P)         0 P Code (P)         0 P Code (P)         0 P Code (P)           DIRECT	IMMEDIATE						
AND CMP SUB         DPA SUB         2         Image: Construction of the state of the					•		
LDS         3         2         1         Op Code Address + 1         Deprand Data (High Order Byte)           DIRECT         ADC         EOR         1         0 p Code Address + 2         1         Op Code           ADC         EOR         3         1         1         0 p Code Address + 1         1         Address of Operand           ADD         EOR         3         1         1         0 p Code Address + 1         1         Address of Operand           BIT         SIG         3         1         Address of Operand         1         Op Code           CPX         1         1         1         0 p Code Address         1         Op Code           LDS         4         2         1         0 p Code Address         1         Op Code           LDX         4         2         1         0 pCode Address         1         Op Code           LDX         4         2         1         0 pCode Address         1         D pCode           STA         1         1         0 pCode Address         1         D pCode         1           ST         3         0         Destination Address         1         D pCode           ST         3 <td>BIT SBC</td> <td>2</td> <td>2</td> <td>1</td> <td>Op Code Address + 1</td> <td>1</td> <td>Operand Data</td>	BIT SBC	2	2	1	Op Code Address + 1	1	Operand Data
LDX         3         2         1         Op Code Address + 1         1         Operand Data (High Order Byte)           JIRECT         3         1         0p Code Address + 2         0         Operand Data (Low Order Byte)           ADC         EOR AND ORA BIT SEC         3         1         1         0p Code Address + 1         1         Address of Operand Address of Operand         1         Address of Operand Operand Data           CMF SUB         1         1         0p Code Address + 1         1         Address of Operand Address of Operand         1         Op Code           LDS         4         2         1         0p Code Address + 1         1         Address of Operand         1         Operand Data (Low Order Byte)           CPX         4         2         1         0p Code Address + 1         1         Operand Data (Low Order Byte)           STA         4         2         1         0p Code Address + 1         1         Operand Data (Low Order Byte)           STA         4         2         1         0p Code Address + 1         1         Destination Address           STA         4         1         0p Code Address + 1         1         Decode         Data (Low Order Byte)           STX         2         1			1	1	Op Code Address	1	Op Code
Image: Diffect         Operand Date (Low Order Byte)           ADC         EOR         1         1         Op Code Address + 2         1         Op Code           ADC         EOR         3         2         1         Op Code Address + 1         1         Address of Operand         Address of Operand         Address of Operand         1         Op Code           MN         ORA         3         1         Address of Operand         1         Op Code           MN         ORA         3         1         Op Code Address + 1         1         Op Code           LDX         4         1         1         Op Code Address + 1         1         Operand Data (High Order Byte)           CPX         1         1         Op Code Address + 1         1         Operand Data (Low Order Byte)           LDX         4         1         Operand Address + 1         1         Destination Address         1         Implement Address           STA         1         1         Op Code Address + 1         1         Destination Address         0         Data from Accumulator           STS         1         Op Code Address + 1         1         Address of Operand         1         Irrelevant Data (Note 1)           Trelevant Data		3	2	1	Op Code Address + 1		Operand Data (High Order Byte)
ADC     EOR ADD     1     1     0     0     Code Address     1     0     O Code Address of Operand       BTT     SBC     3     1     Address of Operand     1     0     Operand Data       CPX     1     1     0     Op Code Address + 1     1     0     Operand Data       CPX     1     1     0     Op Code Address + 1     1     0     Operand Data       CPX     1     1     0     Op Code Address + 1     1     0     Operand Data       CPX     1     1     0     Op Code Address + 1     1     0     Operand Data (Ligh Order Byte)       STA     1     1     0     Op Code Address     1     0     Operand Data (Low Order Byte)       STA     1     1     0     Op Code Address     1     0     Operand Data (Low Order Byte)       STS     2     1     0     Op Code Address     1     0     Operand Data (Low Order Byte)       STX     2     1     0     Op Code Address     1     0     Operand       STX     2     1     0     Op Code Address     0     Data from Accumulator       ST     3     0     Address of Operand     1     Incelvant Data (Note 1)			3	1	Op Code Address + 2	1	Operand Data (Low Order Byte)
ADD       LDA       3       2       1       Op Code Address + 1       1       Address of Operand         BIT       SBC       3       1       Address of Operand       1       Op Code         CPX       1       1       Op Code Address + 1       1       Op Code         LDS       4       2       1       Op Code Address + 1       1       Operand Data         LDX       4       2       1       Op Code Address + 1       1       Operand Data (High Order Byte)         LDS       4       1       Operand Address + 1       1       Operand Data (Link) Order Byte)         STA       4       1       Op Code Address       1       Implement Address       1       Operand Data (Link) Order Byte)         STA       4       2       1       Op Code Address       0       Destination Address       1       Implement Address         STX       1       1       Op Code Address       1       Implement Address       0       Data from Accumulator         STX       1       1       Op Code Address       1       Implement Address of Operand       1       Implement Address of Operand         JMP       1       1       Op Code Address       1       Implement	DIRECT					)	
AND CMP         3         2         1         Op Code Address + 1         1         Address of Operand Operand Data           CMP SUB         1         1         0			1	1	Op Code Address	1	Op Code
BIT       SBC       3       1       Address of Operand       1       Operand Data         CPX       1       1       0.p Code Address       1       Address of Operand         LDS       4       2       1       Op Code Address + 1       1       Address of Operand         LDX       4       1       Operand Address + 1       1       Operand Data (High Order Byte)         STA       1       1       Op Code Address + 1       1       Operand Data (Low Order Byte)         STA       1       1       0.p Code Address + 1       1       Operand Data (Note Order Byte)         STA       4       2       1       Op Code Address + 1       1       Destination Address         STA       4       1       0.p Code Address       1       Op Code         4       1       0.p Code Address       1       Deta from Accumulator         STS       1       1       0.p Code Address       1       Op Code         STX       2       1       Op Code Address + 1       1       Address of Operand         JMP       1       1       Address of Operand       1       Register Data (High Order Byte)         JMP       1       1       Op Code Address + 1 </td <td></td> <td>3</td> <td>2</td> <td>1</td> <td>Op Code Address + 1 🛛 📈 📃 📎</td> <td>1</td> <td>Address of Operand</td>		3	2	1	Op Code Address + 1 🛛 📈 📃 📎	1	Address of Operand
LDS LDX 4 2 1 0 0 Code Address 4 3 1 0 0 Code Address 4 1 0 0 Perand Data (High Order Byte) 4 4 1 0 0 Perand Address 4 0 0 Perand Address 1 0 0 Perand Data (Low Order Byte) 0 STA 4 2 1 0 0 Code Address 1 0 0 Perand Data (Low Order Byte) 0 Code Address 1 0 0 Perand Data (Low Order Byte) 0 Code Address 1 0 0 Perand Data (Low Order Byte) 0 Code Address 1 0 0 Perand Data (Low Order Byte) 0 Code Address 1 0 0 Perand Data (Low Order Byte) 0 Code Address 1 0 0 Perand Data (Low Order Byte) 0 Code Address 1 0 0 Perand Data (Low Order Byte) 0 Code Address 1 0 0 Perand Data (Note 1) 0 Destination Address 0 Data from Accumulator  STS STS 1 1 0 P Code Address 1 0 Destination Address 0 Data from Accumulator  C P Code Address 1 0 Destination Address 0 Data from Accumulator  C P Code Address 1 0 Destination Address 0 Data from Accumulator  C P Code Address 1 0 Destination Address 0 Data from Accumulator  C P Code Address 1 0 Destination Address 0 Data from Accumulator  C P Code Address 1 0 Destination Address 0 Data from Accumulator  C P Code Address 1 0 Destination Address 0 Data from Accumulator  C P Code C C C C C C C C C C C C C C C C C C C	BIT SBC		3	1	Address of Operand	1	Operand Data
LDX4210p Code Address +11Address of Operand31Address of Operand1Operand Data (High Order Byte)STA110p Code Address +11Operand Data (Low Order Byte)STA1110p Code Address10p Code4210p Code Address11Destination Address30Destination Address1Irrelevant Data (Note 1)41Op Code Address10p Code530Destination Address0Data from AccumulatorSTS17Op Code Address +11Address of Operand530Address of Operand1Irrelevant Data (Note 1)61Address of Operand1Irrelevant Data (Note 1)70Code Address of Operand0Register Data (Kote 1)71Address of Operand +10Register Data (Note 1)71Address of Operand +10Register Data (Note 1)7421Op Code Address17421Op Code Address1Op Code7421Op Code Address1Op Code7421Op Code Address1Op Code7421Op Code Address1Op Code7421Op Code Address1Irrelevant Data (Note 1) <td></td> <td></td> <td>1</td> <td>1</td> <td>Op Code Address</td> <td>1</td> <td>Op Code</td>			1	1	Op Code Address	1	Op Code
31Address of Operand1Operand Data (High Order Byte)STA41Operand Address +11Operand Data (Low Order Byte)A421Op Code Address1Op Code430Destination Address1Destination AddressSTS41Op Code Address0Data from AccumulatorSTS110Op Code Address1Op CodeSTS110Op Code Address1Op CodeSTS210Op Code Address1Op CodeSTS111Op Code Address1Op CodeSTS210Opcade Address1Op CodeSTA210Opcade Address1Op CodeSTS111Op Code Address1Op CodeSTS111Op Code Address1Op CodeMP111Op Code Address1Op CodeMP110Op Code Address1OffsetADC EOR430Index Register1Irrelevant Data (Note 1)ADD LDA210Op Code Address1Op CodeAND OPA530Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)CNP SUB530Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)<		А	2	1	Op Code Address + 1	1	Address of Operand
STA     1     1     0p Code Address     1     0p Code       4     2     1     0p Code Address     1     1     Destination Address       3     0     Destination Address     1     Irrelevant Data (Note 1)       4     1     Destination Address     0     Data from Accumulator       STS     1     1     Op Code Address     1     Op Code       STX     2     1     Op Code Address     1     Op Code       STX     2     1     Op Code Address     1     Op Code       STX     2     1     Op Code Address     1     Op Code       5     3     0     Address of Operand     1     Irrelevant Data (Note 1)       7     Address of Operand     1     Irrelevant Data (Note 1)     Register Data (High Order Byte)       INDEXED     1     Address of Operand + 1     0     Register Data (Note 1)     Register Data (Note 1)       JMP     1     1     Op Code Address     1     0p Code       4     0     Index Register Plus Offset (w/o Carry)     1     Irrelevant Data (Note 1)       ADD LDA     1     1     Op Code Address     1     Op Code       ADD LDA     2     1     Op Code Address     1     O	LUX	-	3	1	Address of Operand	1	Operand Data (High Order Byte)
4210p Code Address + 11Destination Address430Destination Address1Irrelevant Data (Note 1)41Destination Address0Data from AccumulatorSTS21Op Code Address + 11Address of Operand530Address of Operand1Irrelevant Data (Note 1)61Address of Operand1Irrelevant Data (Note 1)741Address of Operand0Register Data (High Order Byte)1Address of Operand + 10Register Data (Low Order Byte)111Op Code Address + 11Op Code421Op Code Address + 11Op Code1Address of Operand + 10Register Data (High Order Byte)1Address of Operand + 10Register Data (Low Order Byte)111Op Code Address1Op Code140Index Register1Irrelevant Data (Note 1)11Address of Plus Offset (w/o Carry)1Irrelevant Data (Note 1)ADC EOF ADD LDA ADD LDA ADD LDA ADD CAG10Op Code Address121Op Code Address11Op Code40Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)CMP SUB40Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)CMP SUB4 <td< td=""><td></td><td></td><td>4</td><td>1</td><td>Operand Address + 1</td><td>1</td><td>Operand Data (Low Order Byte)</td></td<>			4	1	Operand Address + 1	1	Operand Data (Low Order Byte)
430Destination Address1Inrelevant Data (Note 1)41Destination Address0Data from AccumulatorSTS110p Code Address1Op CodeSTX20Ocode Address + 11Address of Operand530Address of Operand1Irrelevant Data (Note 1)61Address of Operand1Irrelevant Data (Note 1)741Address of Operand1Irrelevant Data (Note 1)81Address of Operand1Irrelevant Data (Note 1)941Address of Operand + 10Register Data (High Order Byte)10Address of Operand + 10Register Data (Low Order Byte)1111Op Code Address1Op Code11110p Code Address1Op Code11110p Code Address1Op Code11110p Code Address1Op Code11110p Code Address1Op Code12110p Code Address1Op Code130Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)140Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)151Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)1510p Code Address1Op Code151	STA		1	1	Op Code Address	1	Op Code
30Destination Address1Irrelevant Data (Note 1)STS11Op Code Address0Data from AccumulatorSTS21Op Code Address1Op Code530Address of Operand1Irrelevant Data (Note 1)541Address of Operand1Irrelevant Data (Note 1)61Address of Operand0Register Data (High Order Byte)1410Code Address1111Op Code Address1Op Code1411Op Code Address1Op Code110Code Address of Operand + 10Register Data (High Order Byte)111Op Code Address1Op Code111Op Code Address1Op Code1110Code Address1Op Code1110Code Address1Op Code1110Code Address1Op CodeADC EOR111Op Code Address1Op CodeADD LDA210Code Address1Op CodeADD LDA210Code Address1Op CodeADD LDA210Code Address1Op CodeADD LDA210Code Address1Op CodeADD LDA530<		4	2	1	Op Code Address + 1	1	Destination Address
STS STX1100Code Address10Op CodeSTX1210Code Address1Address of Operand1Irrelevant Data (Note 1)530Address of Operand1Irrelevant Data (Note 1)Register Data (High Order Byte)141Address of Operand0Register Data (Low Order Byte)1411Op Code Address1Op Code1411Op Code Address1Op Code1110p Code Address1Irrelevant Data (Note 1)1110p Code Address1Op Code4210p Code Address1Op Code40Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)ADD CEA210p Code Address + 11OffsetADD CEA530Index Register1Irrelevant Data (Note 1)CMP SUB51Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)CPX1110p Code Address1Op CodeLDS11Index Register Plus Offset <td< td=""><td></td><td></td><td>3</td><td>0</td><td>Destination Address</td><td>1</td><td>Irrelevant Data (Note 1)</td></td<>			3	0	Destination Address	1	Irrelevant Data (Note 1)
STX21Op Code Address + 11Address of Operand530Address of Operand1Irrelevant Data (Note 1)741Address of Operand0Register Data (High Order Byte)INDEXED			4	1 🌒	Destination Address	0	Data from Accumulator
Image: Sec			1	1	Op Code Address	1	Op Code
Address of Operand0Register Data (High Order Byte)INDEXEDJMP1100Register Data (High Order Byte)421000Register Data (Low Order Byte)4210000042100000421000004210000042100000401100004011000040110000401100004010000040100000401000004010000040100000530110005111000063010000630110006301100063 <td< td=""><td>STX</td><td></td><td>2</td><td>V</td><td>Op Code Address + 1</td><td>1</td><td>Address of Operand</td></td<>	STX		2	V	Op Code Address + 1	1	Address of Operand
INDEXED1Address of Operand + 10Register Data (High Order Byte)JMP110Address of Operand + 10Register Data (Low Order Byte)JMP1110p Code Address10p Code4210p Code Address + 110ffset430Index Register1Irrelevant Data (Note 1)ADC EOR40Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)ADD LDA210p Code Address10p CodeADD LDA210p Code Address10p CodeADD CRA210p Code Address10p CodeBIT SBC530Index Register1Irrelevant Data (Note 1)CMP SUB40Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)CPX51Index Register Plus Offset1Op CodeLDX630Index Register1Op Code630Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)61Index Register Plus Offset1Operand Data630Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)61Index Register Plus Offset1Operand Data (High Order Byte)		5	3	0	Address of Operand	1	Irrelevant Data (Note 1)
INDEXED       Indicess of operand if i       Indicess of operand if i       Indicess of operand if i       Op Code         JMP       1       1       Op Code Address       1       Op Code         4       2       1       Op Code Address + 1       1       Offset         4       3       0       Index Register       1       Irrelevant Data (Note 1)         ADC EOR       1       1       0       Code Address       1       Op Code         ADD LDA       1       1       0       Code Address       1       Op Code         AND ORA       2       1       Op Code Address       1       Op Code       Op Code         AND ORA       2       1       Op Code Address       1       Op Code       Offset         BIT SBC       5       3       0       Index Register       1       Irrelevant Data (Note 1)         CMP SUB       4       0       Index Register Plus Offset (w/o Carry)       1       Irrelevant Data (Note 1)         CMP SUB       2       1       Op Code Address       1       Operand Data         CPX       2       1       Op Code Address       1       Op Code         LDS       2       1       Index Regi			4	1	Address of Operand	0	Register Data (High Order Byte)
JMP111Op Code Address1Op Code421Op Code Address1Offset30Index Register1Index Register40Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)ADC EOR ADD LDA ADD LDA ADD CRA110p Code Address1Op Code2111Op Code Address1Op CodeADD ORA BIT SBC21Op Code Address + 11Offset21Op Code Address + 11OffsetBIT SBC CMP SUB530Index Register1Irrelevant Data (Note 1)630Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)630Index Register1Op Code630Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)610p Code Address + 11Offset630Index Register1Irrelevant Data (Note 1)61Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)630Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)61Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)630Index Register Plus Offset1Operand Data (Note 1)71Index Register Plus Offset1Ope			5	1	Address of Operand + 1	0	Register Data (Low Order Byte)
421Op Code Address + 11Offset30Index Register1Irrelevant Data (Note 1)40Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)ADC EOR ADD LDA ADD CORA ddress1Op Code Address + 11ADC EOR ADD LDA ADD LDA ADD LDA ADD LDA ADD LDA ADD LDA ADD CORA11Op Code Address + 11ADD CRA BIT SBC COMP SUB530Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)CPX LDS LDX110p Code Address Address + 11Op Code Derand DataCPX LDS LDX1110p Code Address + 11Op Code Derand Data630Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)630Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)61Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)630Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)61Index Register Plus Off	INDEXED	.  \	1				
430Index Register1Irrelevant Data (Note 1)ADC_EOR ADD_LDA ADD_DDA BIT_SBC CMP_SUB110p Code Address Address + 11Op Code Op Code Address + 11Op Code Address + 1BIT_SBC CMP_SUB530Index Register Plus Offset Plus Offset (w/o Carry)1Irrelevant Data (Note 1)611Op Code Address Address + 11Op Code Op Code Address1Op Code Corry)630Index Register Plus Offset (w/o Carry) Address + 11Irrelevant Data (Note 1)630Index Register Plus Offset (w/o Carry) Address + 11Irrelevant Data (Note 1)630Index Register Plus Offset (w/o Carry) Address + 11Irrelevant Data (Note 1)630Index Register Plus Offset (w/o Carry) Address + 11Irrelevant Data (Note 1)71Index Register Plus Offset (w/o Carry) Address + 11Irrelevant Data (Note 1)71Index Register Plus Offset (w/o Carry) Address + 11Irrelevant Data (Note 1)71Index Register Plus Offset1Operand Data (Note 1)71Index Register Plus Offset1Operand Data (High Ord	JMP	all a	1	1	Op Code Address	1	Op Code
ADC EOP ADD LDA AND ORA1Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)ADC EOP ADD LDA AND ORA110p Code Address10p CodeBIT SBC CMP SUB530Index Register11OffsetBIT SBC CMP SUB530Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)CMP SUB40Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)51Index Register Plus Offset1Operand DataCPX LDS LDX110p Code Address1Op Code630Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)630Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)630Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)610Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)630Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)61Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)61Index Register Plus Offset1Operand Data (High Order Byte)		V <sub>a</sub>	2	1	Op Code Address + 1	1	Offset
ADC ADD LDA ADD LDA AND ORA BIT SUB110 p Code Q0 p Code Address10 p Code Address10 p Code Address1110 p Code Address10 offset0 p Code Offset0 p Code Address10 offset1110 p Code Address10 p Code offset0 p Code p Code10 p Code p Code21110 p Code p Code p Code10 p Code p Code10 p Code p Code21110 p Code p Code p Code0 p Code0 p Code0 p Code0 p CodeCPX LDS LDX1110 p Code Address10 p Code p Code0 p Code p Code0 p Code6301 ndex Register P Ius Offset (w/o Carry)11 irrelevant Data (Note 1)6301 ndex Register P Ius Offset (w/o Carry)11 irrelevant Data (Note 1)511 index Register P Ius Offset10 perand Data (High Order Byte)		-	3	0	Index Register	1	Irrelevant Data (Note 1)
ADD AND ORA BIT SUB21Op Code Address + 11Offset21Op Code Address + 11OffsetBIT CMP SUB530Index Register1Irrelevant Data (Note 1)40Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)51Index Register Plus Offset1Operand DataCPX LDS LDX110p Code Address1Op Code630Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)630Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)630Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)61Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)51Index Register Plus Offset1Operand Data (Note 1)			4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
AND_ORA21Op Code Address + 11OffsetBIT_SBC530Index Register1Irrelevant Data (Note 1)CMP_SUB40Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)51Index Register Plus Offset1Operand DataCPX21Op Code Address1Op CodeLDS21Op Code Address1OffsetLDX630Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)630Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)51Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)630Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)51Index Register Plus Offset1Operand Data (Note 1)			1	1	Op Code Address	1	Op Code
BIT       SBC       5       3       0       Index Register       1       Irrelevant Data (Note 1)         CMP       SUB       4       0       Index Register Plus Offset (w/o Carry)       1       Irrelevant Data (Note 1)         CPX       5       1       Index Register Plus Offset       1       Operand Data         CPX       2       1       0       Code Address       1       Op Code         LDS       2       1       Op Code Address       1       Offset         6       3       0       Index Register Plus Offset (w/o Carry)       1       Irrelevant Data (Note 1)         6       3       0       Index Register Plus Offset (w/o Carry)       1       Irrelevant Data (Note 1)         6       3       0       Index Register Plus Offset (w/o Carry)       1       Irrelevant Data (Note 1)         6       1       Index Register Plus Offset (w/o Carry)       1       Irrelevant Data (Note 1)         6       1       Index Register Plus Offset       1       Operand Data (High Order Byte)			2	1	Op Code Address + 1	1	Offset
4       0       Index Register Plus Offset (w/o Carry)       1       Irrelevant Data (Note 1)         5       1       Index Register Plus Offset       1       Operand Data         CPX LDS LDX       1       1       0p Code Address       1       0p Code         6       3       0       Index Register Plus Offset (w/o Carry)       1       Irrelevant Data (Note 1)         6       3       0       Index Register Plus Offset (w/o Carry)       1       Irrelevant Data (Note 1)         6       1       Index Register Plus Offset (w/o Carry)       1       Irrelevant Data (Note 1)         5       1       Index Register Plus Offset       1       Operand Data (Note 1)	BIT SBC	5	3	O	Index Register	1	Irrelevant Data (Note 1)
CPX       1       1       Op Code Address       1       Op Code         LDS       2       1       Op Code Address       1       Op Code         LDX       6       3       0       Index Register       1       Irrelevant Data (Note 1)         6       3       0       Index Register Plus Offset (w/o Carry)       1       Irrelevant Data (Note 1)         5       1       Index Register Plus Offset       1       Operand Data (High Order Byte)	CIVIP SUB		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
LDS       2       1       Op Code Address + 1       1       Offset         6       3       0       Index Register       1       Irrelevant Data (Note 1)         4       0       Index Register Plus Offset (w/o Carry)       1       Irrelevant Data (Note 1)         5       1       Index Register Plus Offset       1       Operand Data (High Order Byte)	W.		5	1	Index Register Plus Offset	1	Operand Data
LDX 6 3 0 1 1 0 1 1 1 1 1 1			1	1	Op Code Address	1	Op Code
6       3       0       Index Register       1       Irrelevant Data (Note 1)         4       0       Index Register Plus Offset (w/o Carry)       1       Irrelevant Data (Note 1)         5       1       Index Register Plus Offset       1       Operand Data (High Order Byte)			2	1	Op Code Address + 1	1	Offset
40Index Register Plus Offset (w/o Carry)1Irrelevant Data (Note 1)51Index Register Plus Offset1Operand Data (High Order Byte)		6	3	0	Index Register	1	Irrelevant Data (Note 1)
			4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
6 1 Index Register Plus Offset + 1 1 Operand Data (Low Order Byte)			5	1	Index Register Plus Offset	1	Operand Data (High Order Byte)
			6	1	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)



3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC.

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
NDEXED (Continued)	r					r
STA		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
	6	3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		6	1	Index Register Plus Offset	0	Operand Data
ASL LSR		1	1	Op Code Address	1	Op Code
ASR NEG		2	1	Op Code Address + 1	1	Offset
CLR ROL COM ROR		3	0	Index Register		Irrelevant Data (Note 1)
DEC TST	7	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
INC		5	1	•	1 .	AT IN CONT
		-	0	Index Register Plus Offset	1	Current Operand Data
		6	-	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		7	1/0 (Note 3)	Index Register Plus Offset	0	New Operand Data (Note 3)
STS	1	1	1	Op Code Address	1	Op Code
STX		2	1	Op Code Address + 1	1	Offset
		2	0	•	1	Irrelevant Data (Note 1)
	7	_	0	Index Register	1	Irrelevant Data (Note 1)
		4	-	Index Register Plus Offset (w/o Carry)	N. America	
		5	0	Index Register Plus Offset		Irrelevant Data (Note 1)
		6	1	Index Register Plus Offset	0	Operand Data (High Order Byte)
		7	1	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
JSR		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1 🖉 🔊	1	Offset
		3	0	Index Register	1	Irrelevant Data (Note 1)
	8	4	1	Stack Pointer	0	Return Address (Low Order Byte)
	Ŭ	5	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		6	0	Stack Pointer 2	1	Irrelevant Data (Note 1)
		7	0	Index Register	1	Irrelevant Data (Note 1)
		8	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
EXTENDED	<b>_</b>				L	
JMP	1	1	1	Op Code Address	1	Op Code
	3	2		Op Code Address + 1	1	Jump Address (High Order Byte)
	J	3		Op Code Address + 2	1	· · ·
				· · · · · · · · · · · · · · · · · · ·	+	Jump Address (Low Order Byte)
ADC EOR ADD LDA		1		Op Code Address	1	Op Code
AND ORA	4	2	n an	Op Code Address + 1	1	Address of Operand (High Order Byte)
BIT SBC CMP SUB		3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	1	Address of Operand	1	Operand Data
CPX		1	1	Op Code Address	1	Op Code
LDS LDX		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
and the second se	5	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	1	Address of Operand	1	Operand Data (High Order Byte)
		5	1	Address of Operand + 1	1	Operand Data (Low Order Byte)
STA A	<u>+</u>	1	1	Op Code Address	1	Op Code
STA B		2	1	Op Code Address + 1	1	Destination Address (High Order Byte
	5	3		Op Code Address + 2	1	Destination Address (Low Order Byte
	5	4	o	Operand Destination Address		Irrelevant Data (Note 1)
N.			1	•	0	
	<u> </u>	5		Operand Destination Address	· · · · · · · · · · · · · · · · · · ·	Data from Accumulator
ASL LSR ASR NEG	{	1	1	Op Code Address	1	Op Code
CLR ROL	1	2		Op Code Address + 1	1	Address of Operand (High Order Byte
COM ROR DEC TST	6	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
INC		4	1	Address of Operand	1	Current Operand Data
x		5	0	Address of Operand	1	Irrelevant Data (Note 1)
		6	1/0 (Note 3)	Address of Operand	0	New Operand Data (Note 3)

				E 8 - OPERATIONS SUMMARY (CONT	INUED)	
Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R∕₩ Line	Data Bus
EXTENDED (Continued)	1	<b>T</b> .		0.0.1.4.11		
STS STX		1	1	Op Code Address	1	Op Code
0		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
	6	3		Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	0	Address of Operand	1	Irrelevant Data (Note 1)
		5	1	Address of Operand	0	Operand Data (High Order Byte)
100		6	1	Address of Operand + 1	0	Operand Data (Low Order Byte)
JSR		1		Op Code Address Op Code Address + 1	1	Op Code
	·	2	1	· • ·	1	Address of Subroutine (High Order Byte) Address of Subroutine (Low Order Byte)
		3	1	Op Code Address + 2	1	Op Code of Next Instruction
		4	1	Subroutine Starting Address Stack Pointer	0	Return Address (Low Order Byte)
	9	5			0	Return Address (Low Order Byte)
		6	1	Stack Pointer - 1	1	
		7	0	Stack Pointer – 2	۱ • «	Irrelevant Data (Note 1)
		8	0	Op Code Address + 2		
		9	1	Op Code Address + 2		Address of Subroutine (Low Order Byte)
ABA DAA SEC	1	1	1	Op Code Address	1	Op Code
ASL DEC SEI	2	2		Op Code Address + 1	1	Op Code of Next Instruction
ASR INC SEV CBA LSR TAB					•	op code of next mandellon
CBA LSR TAB CLC NEG TAP				A I		
CLI NOP TBA CLR ROL TPA						
CLV ROR TST						
COM SBA	ļ					
DES DEX		1	1	Op Code Address	1	Op Code
INS	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
INX		3	0	Previous Register Contents	1	Irrelevant Data (Note 1)
		4	0	New Register Contents	1	Irrelevant Data (Note 1)
PSH		1		Op Code Address	1	Op Code
	4	2		Op Code Address + 1 Stack Pointer	1	Op Code of Next Instruction Accumulator Data
		3	1	Stack Pointer – 1	1	Accumulator Data
<u> </u>		4	0	Op Code Address	1	Op Code
PUL		1		Op Code Address Op Code Address + 1	1	Op Code Op Code of Next Instruction
	4	$\begin{bmatrix} 2\\3 \end{bmatrix}$		Stack Pointer	1	Irrelevant Data (Note 1)
			0	Stack Pointer Stack Pointer + 1	1	Operand Data from Stack
TEV		4	1	Op Code Address	1	Op Code
TSX	(A)	1	1	Op Code Address Op Code Address + 1	1	Op Code of Next Instruction
and the second se	4	2	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	0	New Index Register	1	Irrelevant Data (Note 1)
TVS	<b> </b>	4	1	Op Code Address	1	Op Code
TXS	1	2	1	Op Code Address + 1	1	Op Code of Next Instruction
	4	3	0	Index Register	1	Irrelevant Data
		4	0	New Stack Pointer	1	Irrelevant Data
BTS		4	1	Op Code Address	1	Op Code
RTS		2		Op Code Address + 1	1	Irrelevant Data (Note 2)
	5	3	0	Stack Pointer	1	Irrelevant Data (Note 1)
	5	4	1	Stack Pointer + 1	1	Address of Next Instruction (High
		5	1	Stack Pointer + 2	1	Order Byte) Address of Next Instruction (Low
						Order Byte)

## TABLE 8 - OPERATIONS SUMMARY (CONTINUED)

	-	Т.		-		
Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
NHERENT (Continued)			<u> </u>			Op Code
NAI		1	1	Op Code Address	1	Op Code of Next Instruction
		2	1	Op Code Address + 1		
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer – 1	0	Return Address (High Order Byte)
	9	5	1	Stack Pointer – 2	0	Index Register (Low Order Byte)
		6		Stack Pointer – 3		Index Register (High Order Byte)
		7		Stack Pointer – 4		Contents of Accumulator A
		8		Stack Pointer – 5		Contents of Accumulator B
		9	1	Stack Pointer – 6	1	Contents of Cond. Code Register
RTI				Op Code Address		Op Code
		2		Op Code Address + 1		Irrelevant Data (Note 2)
		3	0	Stack Pointer		Irrelevant Data (Note 1)
	10	4	1	Stack Pointer + 1	1	Contents of Cond. Code Register from Stack
	10	5	1	Stack Pointer + 2	1	Contents of Accumulator B from Stack
		6	1	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	1	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)
		8	1	Stack Pointer + 5		Index Register from Stack (Low Order Byte)
		9	1	Stack Pointer + 6	Ĩ	Next Instruction Address from Stack (High Order Byte)
		10	1	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
SWI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 1)
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer – 1	0	Return Address (High Order Byte)
		5	1	Stack Pointer – 2	0	Index Register (Low Order Byte)
	12	6	1	Stack Pointer – 3	0	Index Register (High Order Byte)
		7	1	Stack Pointer - 4	0	Contents of Accumulator A
		8	1	Stack Pointer – 5	0	Contents of Accumulator B
		9	1	Stack Pointer – 6	0	Contents of Cond. Code Register
		10	0	Stack Pointer – 7	1	Irrelevant Data (Note 1)
		11	$\bigcirc$	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
		12	1	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)
RELATIVE	-		<u> </u>		r	
BCC BHI BNE		1	1	Op Code Address	1	Op Code
BCS BLE BPL BEQ BLS BRA	4	2	1	Op Code Address + 1	1	Branch Offset
BGE BLT BVC	V	3	0	Op Code Address + 2		Irrelevant Data (Note 1)
BGT BMI BVS		4	0	Branch Address	1	Irrelevant Data (Note 1)
BSR		1	1	Op Code Address		Op Code
C N		2	1	Op Code Address + 1		Branch Offset
NV		3	0	Return Address of Main Program		Irrelevant Data (Note 1)
	8	4	1	Stack Pointer	0	Return Address (Low Order Byte)
		5	1	Stack Pointer – 1	0	Return Address (High Order Byte)
×.	1	6	0	Stack Pointer – 2	1	Irrelevant Data (Note 1)
		7	0	Return Address of Main Program	1	Irrelevant Data (Note 1)
	1	8	0	Subroutine Address (Note 4)	1	Irrelevant Data (Note 1)

NOTES:

1. If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high-impedance three-state condition. Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.

2. Data is ignored by the MPU.

3. For TST, VMA=0 and Operand data does not change.

4. MS Byte of Address Bus = MS Byte of Address of BSR instruction and LS Byte of Address Bus = LS Byte of Sub-Routine Address.