1. General description
The 74HC4040; 74HCT4040 is a 12-st age binary ripple counter with a clock input (CP),
an overriding asynchronous master reset inpu t (MR) an d twelve parallel outputs (Q0 to
Q11). The counter advances on th e HIGH-to-LOW transition of CP. A HIGH on MR clears
all counter stages and forces all outputs LOW, independent of the state of CP. Each
counter stage is a static toggle flip-flop. Inputs include clamp diodes that enable the use of
current limiting resistors to interface inputs to voltages in excess of VCC.
2. Features and benefits
Complies with JEDEC standard no. 7A
Input levels:
For 74HC4040: CMOS leve l
For 74HCT4040: TTL level
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A ex ce ed s 200 V
Multiple package options
Specified from 40 Cto+85C and from 40 Cto+125C
3. Applications
Frequency dividing circuits
Time delay circuits
Control counters
4. Ordering information
74HC4040; 74HCT4040
12-stage binary ripple counter
Rev. 5 — 3 February 2016 Product data sheet
Table 1. Ordering information
Type number Package
Temperature range Name Description Version
74HC4040D 40 C to +125 C SO16 plastic small outline package; 16 leads; body
width 3.9 mm SOT109-1
74HCT4040D
74HC4040DB 40 C to +125 C SSOP16 plastic shrink small outline package; 16 leads; body
width 5.3 mm SOT338-1
74HCT4040DB
© Nexperia B.V. 2017. All rights reserved
74HC_HCT4040 All information provided in this document is subject to legal disclaimers. .
Product data sheet Rev. 5 — 3 February 2016 2 of 82
Nexperia 74HC4040; 74HCT4040
12-stage binary ripple counter
5. Functional diagram
74HC4040PW 40 C to +125 C TSSOP16 plastic thin shrink small outline package; 16 leads;
body width 4.4 mm SOT403-1
74HCT4040PW
74HC4040BQ 40 C to +125 C DHVQFN16 plastic dual in-line compatible thermal enhanced
very thin quad flat package; no leads; 16 terminals;
body 2.5 3.5 0.85 m m
SOT763-1
74HCT4040BQ
Table 1. Ordering information …continued
Type number Package
Temperature range Name Description Version
Fig 1. Functional di agram
DDG
67$*(&2817(5
4
4
4
4
4
4
4
4
4
4
4
4
7
&'
05
&3
Fig 2. Logic symbol Fig 3. IEC logic symbol
DDG
4
05
&3
4
4
4
4
4
4
4
4
4
4
4
DDG
&7
&75
&7
© Nexperia B.V. 2017. All rights reserved
74HC_HCT4040 All information provided in this document is subject to legal disclaimers. .
Product data sheet Rev. 5 — 3 February 2016 3 of 82
Nexperia 74HC4040; 74HCT4040
12-stage binary ripple counter
6. Pinning information
6.1 Pinning
Fig 4. Logic diag ram
DDG
&3
05
))
4
7
5'
4
4
))
4
7
5'
4
4
))
4
7
5'
4
4
))
4
7
5'
4
4
))
4
7
5'
4
4
))
4
7
5'
4
4
))
4
7
5'
4
4
))
4
7
5'
4
4
))
4
7
5'
4
4
))
4
7
5'
4
4
))
4
7
5'
4
4
))
4
7
5'
4
4
(1) This is not a supply pin. The substrate is attached to this
pad using conductive die attach material. There is no
electrical or mechanical requirement to solder this pad.
However, if it is soldered, the solder land should remain
floating or be connected to GND.
Fig 5. Pin configuration SO16, SSOP16 and
TSSOP16 Fig 6. Pin configuration DHVQFN16
4 9
&&
4 4
4 4
4 4
4 4
4 05
4 &3
*1' 4
DDG
DDG
4 &3
4 05
4 4
4 4
4 4
4 4
*1'
4
4
9&&
7UDQVSDUHQWWRSYLHZ
WHUPLQDO
LQGH[DUHD
*1'
© Nexperia B.V. 2017. All rights reserved
74HC_HCT4040 All information provided in this document is subject to legal disclaimers. .
Product data sheet Rev. 5 — 3 February 2016 4 of 82
Nexperia 74HC4040; 74HCT4040
12-stage binary ripple counter
6.2 Pin description
7. Functional description
7.1 Function table
[1] H = HIGH voltage level; L = LOW voltage level; X = don’t care; = LOW-to-HIGH clock transition; = HIGH- to-LOW clock transition.
Table 2. Pin description
Symbol Pin Description
Q11 1 output 11
Q5 2 output 5
Q4 3 output 4
Q6 4 output 6
Q3 5 output 3
Q2 6 output 2
Q1 7 output 1
GND 8 ground (0 V)
Q0 9 output 0
CP 10 clock input (HIGH-to-LOW, edge-triggered)
MR 11 master reset input (active HIGH)
Q8 12 output 8
Q7 13 output 7
Q9 14 output 9
Q10 15 output 10
VCC 16 positive supply voltage
Table 3. Function table
Input Output
CP MR Q0 to Q11
L no change
L count
XHL
© Nexperia B.V. 2017. All rights reserved
74HC_HCT4040 All information provided in this document is subject to legal disclaimers. .
Product data sheet Rev. 5 — 3 February 2016 5 of 82
Nexperia 74HC4040; 74HCT4040
12-stage binary ripple counter
7.2 T iming diagram
8. Limiting values
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] For SO16 package: Ptot derates linearly with 8 mW/K above 70 C.
For SSOP16 and TSSOP16 packages: Ptot derates linearly with 5.5 mW/K above 60 C.
For DHVQFN16 packages: Ptot derates linearly with 4.5 mW/K above 60 C.
Fig 7. Timing diagram
DDG
&3LQSXW
05LQSXW
4
4
4
4
4
4
4
4
4
4
4
4
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Max Unit
VCC supply voltage 0.5 +7 V
IIK input clamping current VI< 0.5 V or VI > VCC +0.5V [1] -20 mA
IOK output clamping current VI< 0.5 V or VI> VCC +0.5 V [1] -20 mA
IOoutput current 0.5 V < VO < VCC + 0.5 V - 25 mA
ICC supply current -50 mA
IGND ground current -50 mA
Tstg storage temperature 65 +150 C
Ptot total power dissipation Tamb = 40 C to +125 C[2]
SO16, SSOP16, TSSOP16 and
DHVQFN16 packages -500mW
© Nexperia B.V. 2017. All rights reserved
74HC_HCT4040 All information provided in this document is subject to legal disclaimers. .
Product data sheet Rev. 5 — 3 February 2016 6 of 82
Nexperia 74HC4040; 74HCT4040
12-stage binary ripple counter
9. Recommended operating conditions
10. Static characteristics
Table 5. Recommended operating con ditions
Voltages are referenced to GND (ground = 0 V )
Symbol Parameter Conditions 74HC4040 74HCT4040 Unit
Min Typ Max Min Typ Max
VCC supply voltage 2.0 5.0 6.0 4.5 5.0 5.5 V
VIinput voltage 0 - VCC 0-V
CC V
VOoutput voltage 0 - VCC 0-V
CC V
Tamb ambient temperature 40 +25 +125 40 +25 +125 C
t/V input transition rise and fall rate VCC = 2.0 V - - 625 - - - ns/V
VCC = 4.5 V - 1.67 139 - 1.67 139 ns/V
VCC = 6.0 V - - 83 - - - ns/V
Table 6. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions 25 C40 C to +85 C40 C to +125 CUnit
Min Typ Max Min Max Min Max
74HC4040
VIH HIGH-level
input voltage VCC = 2.0 V 1.5 1.2 - 1.5 - 1.5 - V
VCC = 4.5 V 3.15 2.4 - 3.15 - 3.15 - V
VCC = 6.0 V 4.2 3.2 - 4.2 - 4.2 - V
VIL LOW-level
input voltage VCC = 2.0 V - 0.8 0.5 - 0.5 - 0.5 V
VCC = 4.5 V - 2.1 1.35 - 1.35 - 1.35 V
VCC = 6.0 V - 2.8 1.8 - 1.8 - 1.8 V
VOH HIGH-level
output voltage VI=V
IH or VIL
IO=20 A; VCC = 2.0 V 1.9 2.0 - 1.9 - 1.9 - V
IO=20 A; VCC = 4.5 V 4.4 4.5 - 4.4 - 4.4 - V
IO=20 A; VCC = 6.0 V 5.9 6.0 - 5.9 - 5.9 - V
IO=4.0 mA; VCC = 4.5 V 3.98 4.32 - 3.84 - 3.7 - V
IO=5.2 mA; VCC = 6.0 V 5.48 5.81 - 5.34 - 5.2 - V
VOL LOW-level
output voltage VI=V
IH or VIL
IO=20A; VCC = 2.0 V - 0 0.1 - 0.1 - 0.1 V
IO=20A; VCC = 4.5 V - 0 0.1 - 0.1 - 0.1 V
IO=20A; VCC = 6.0 V - 0 0.1 - 0.1 - 0.1 V
IO= 4.0 mA; VCC = 4.5 V - 0.15 0.26 - 0.33 - 0.4 V
IO= 5.2 mA; VCC = 6.0 V - 0.16 0.26 - 0.33 - 0.4 V
IIinput leakage
current VI=V
CC or GND;
VCC =6.0V --0.1 - 1.0 - 1.0 A
ICC supply current VI=V
CC or GND; IO=0A;
VCC =6.0V - - 8.0 - 80 - 160 A
© Nexperia B.V. 2017. All rights reserved
74HC_HCT4040 All information provided in this document is subject to legal disclaimers. .
Product data sheet Rev. 5 — 3 February 2016 7 of 82
Nexperia 74HC4040; 74HCT4040
12-stage binary ripple counter
CIinput
capacitance -3.5- pF
74HCT4040
VIH HIGH-level
input voltage VCC = 4.5 V to 5.5 V 2.0 1.6 - 2.0 - 2.0 - V
VIL LOW-level
input voltage VCC = 4.5 V to 5.5 V - 1.2 0.8 - 0.8 - 0.8 V
VOH HIGH-level
output voltage VI=V
IH or VIL; VCC =4.5V
IO=20 A 4.4 4.5 - 4.4 - 4.4 - V
IO=4 mA 3.98 4.32 - 3.84 - 3.7 - V
VOL LOW-level
output voltage VI=V
IH or VIL; VCC =4.5V
IO=20A - 0 0.1 - 0.1 - 0.1 V
IO= 4.0 mA - 0.15 0.26 - 0.33 - 0.4 V
IIinput leakage
current VI=V
CC or GND;
VCC =5.5V --0.1 - 1.0 - 1.0 A
ICC supply current VI=V
CC or GND; IO=0A;
VCC =5.5V - - 8.0 - 80 - 160 A
ICC additional
supply current per input pin;
VI=V
CC 2.1 V; IO=0A;
other inputs at VCC or GND;
VCC = 4.5 V to 5.5 V
pin CP - 85 306 - 383 - 417 A
pin MR - 110 396 - 4 9 5 - 539 A
CIinput
capacitance -3.5- - - - -pF
Table 6. Static characteristics …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions 25 C40 C to +85 C40 C to +125 CUnit
Min Typ Max Min Max Min Max
© Nexperia B.V. 2017. All rights reserved
74HC_HCT4040 All information provided in this document is subject to legal disclaimers. .
Product data sheet Rev. 5 — 3 February 2016 8 of 82
Nexperia 74HC4040; 74HCT4040
12-stage binary ripple counter
11. Dynamic characteristics
Table 7. Dynamic characteristics
GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit, see Figure 9.
Symbol Parameter Conditions 25 C40 C to +85 C40 C to +125 CUnit
Min Typ Max Min Max Min Max
74HC4040
tpd propagation
delay CP to Q0; see Figure 8 [1]
VCC = 2.0 V - 47 150 - 190 - 225 ns
VCC = 4.5 V - 17 30 - 38 - 45 ns
VCC =5.0V; C
L=15pF - 14 - - - - - ns
VCC = 6.0 V - 14 26 - 33 - 38 ns
Qn to Qn+1; see Figure 8
VCC = 2.0 V - 28 100 - 125 - 150 ns
VCC = 4.5 V - 10 20 - 25 - 30 ns
VCC =5.0V; C
L=15pF - 8 - - - - - ns
VCC = 6.0 V - 8 17 - 21 - 26 ns
tPHL HIGH to LOW
propagation
delay
MR to Qn; see Figure 8
VCC = 2.0 V - 61 185 - 230 - 280 ns
VCC = 4.5 V - 22 37 - 46 - 56 ns
VCC = 6.0 V - 18 31 - 39 - 48 ns
tttransition time Qn; see Figure 8 [2]
VCC = 2.0 V - 19 75 - 95 - 110 ns
VCC = 4.5 V - 7 15 - 19 - 22 ns
VCC = 6.0 V - 6 13 - 16 - 19 ns
tWpulse width CP input, HIGH or LOW;
see Figure 8
VCC = 2.0 V 80 14 - 100 - 120 - ns
VCC = 4.5 V 16 5 - 20 - 24 - ns
VCC = 6.0 V 14 4 - 17 - 20 - ns
MR input, HIGH;
see Figure 8
VCC = 2.0 V 80 22 - 100 - 120 - ns
VCC = 4.5 V 16 8 - 20 - 24 - ns
VCC = 6.0 V 14 6 - 17 - 20 - ns
trec recovery time MR to CP; see Figure 8
VCC = 2.0 V 50 8 - 65 - 75 - ns
VCC = 4.5 V 10 3 - 13 - 15 - ns
VCC = 6.0 V 9 2 - 11 - 13 - ns
fmax maximum
frequency CP input; see Figure 8
VCC = 2.0 V 6 27 - 4.8 - 4 - MHz
VCC = 4.5 V 30 82 - 24 - 20 - MHz
VCC =5.0V; C
L=15pF - 90 - - - - - MHz
VCC = 6.0 V 35 98 - 28 - 24 - MHz
© Nexperia B.V. 2017. All rights reserved
74HC_HCT4040 All information provided in this document is subject to legal disclaimers. .
Product data sheet Rev. 5 — 3 February 2016 9 of 82
Nexperia 74HC4040; 74HCT4040
12-stage binary ripple counter
[1] tpd is the same as tPHL, tPLH.
[2] tt is the same as tTHL, tTLH.
[3] CPD is used to determine the dynamic power dissipation (PD in W).
PD=C
PD VCC2fiN+(CLVCC2fo) where:
fi= input frequency in MHz;
fo= output frequency in MHz;
CL= output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
(CLVCC2 fo) = sum of outputs.
CPD power
dissipation
capacitance
VI=GNDtoV
CC [3] -20- - - - - pF
74HCT4040
tpd propagation
delay CP to Q0; see Figure 8 [1]
VCC = 4.5 V - 19 40 - 50 - 60 ns
VCC =5.0V; C
L=15pF - 16 - - - - - ns
Qn to Qn+1; see Figure 8
VCC = 4.5 V - 10 20 - 25 - 30 ns
VCC =5.0V; C
L=15pF - 8 - - - - - ns
tPHL HIGH to LOW
propagation
delay
MR to Qn; see Figure 8
VCC = 4.5 V - 23 45 - 56 - 68 ns
tttransition time Qn; see Figure 8 [2]
VCC = 4.5 V - 7 15 - 19 - 22 ns
tWpulse width CP input, HIGH or LOW;
see Figure 8
VCC = 4.5 V 16 7 - 20 - 24 - ns
MR input, HIGH;
see Figure 8
VCC = 4.5 V 16 6 - 20 - 24 - ns
trec recovery time MR to CP; see Figure 8
VCC = 4.5 V 10 2 - 13 - 15 - ns
fmax maximum
frequency CP input; see Figure 8
VCC = 4.5 V 30 72 - 24 - 20 - MHz
VCC =5.0V; C
L=15pF - 79 - - - - - MHz
CPD power
dissipation
capacitance
VI=GNDtoV
CC [3] -20- - - - - pF
Table 7. Dynamic characteristics …continued
GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit, see Figure 9.
Symbol Parameter Conditions 25 C40 C to +85 C40 C to +125 CUnit
Min Typ Max Min Max Min Max
© Nexperia B.V. 2017. All rights reserved
74HC_HCT4040 All information provided in this document is subject to legal disclaimers. .
Product data sheet Rev. 5 — 3 February 2016 10 of 82
Nexperia 74HC4040; 74HCT4040
12-stage binary ripple counter
12. Waveform and test circuit
74HC4040: VM=50 %; V
I= GND to VCC.
74HCT4040: VM= 1.3 V; VI= GND to 3 V.
Fig 8. Clock propaga tion delays, puls e wi dth, transition times, maximum pulse frequency and master resets
05LQSXW
&3
LQSXW
4RU4Q
RXWSXW
W:
W3+/
IPD[
WUHF
90
9
,
9,
90
DDG
W3/+
W:
W7/+ W7+/
W3+/
90
Test data is given in Table 8.
Definitions test circuit:
RT = termination resistance should be equal to output impedance Zo of the pulse generator.
CL = load capacitance including jig and probe capacitance.
Fig 9. Test circuit for measuring switching times
DDK
W:
W:
WU
WU
WI
90
9,
QHJDWLYH
SXOVH
*1'
9,
SRVLWLYH
SXOVH
*1'
9090
90
WI
9&&
'87
57
9,92
&/
*
Table 8. Test data
Type Input Load Test
VItr, tfCL
74HC4040 VCC 6.0 ns 15 pF, 50 pF tPLH, tPHL
74HCT4040 3.0 V 6.0 ns 15 pF, 50 pF tPLH, tPHL
© Nexperia B.V. 2017. All rights reserved
74HC_HCT4040 All information provided in this document is subject to legal disclaimers. .
Product data sheet Rev. 5 — 3 February 2016 11 of 82
Nexperia 74HC4040; 74HCT4040
12-stage binary ripple counter
13. Package outline
Fig 10. Package outline SOT109-1 (SO16)
;
Z 0
ș
$
$
$
E
S
'
+
(
/
S
4
GHWDLO;
(
=
H
F
/
Y 0 $
$
$
\
SLQLQGH[
81,7 $
PD[ $
$
$
E
S F '
(
H +
( / /
S 4 =\ZY ș
5()(5(1&(6
287/,1(
9(56,21
(8523($1
352-(&7,21 ,668('$7(
,(& -('(& -(,7$
PP
LQFKHV
R
R
',0(16,216LQFKGLPHQVLRQVDUHGHULYHGIURPWKHRULJLQDOPPGLPHQVLRQV
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPLQFKPD[LPXPSHUVLGHDUHQRWLQFOXGHG
627
( 06
PP
VFDOH
62SODVWLFVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP 627
© Nexperia B.V. 2017. All rights reserved
74HC_HCT4040 All information provided in this document is subject to legal disclaimers. .
Product data sheet Rev. 5 — 3 February 2016 12 of 82
Nexperia 74HC4040; 74HCT4040
12-stage binary ripple counter
Fig 11. Package outline SOT338-1 (SSOP16)
81,7 $
$
$
E
S F '
( H +
( / /
S 4 =\ZY ș
5()(5(1&(6
287/,1(
9(56,21
(8523($1
352-(&7,21 ,668('$7(
,(& -('(& -(,7$
PP
R
R
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
627
Z 0
E
S
'
+
(
(
=
H
F
Y 0 $
;
$
\
ș
$
$
$
/
S
4
GHWDLO;
/
$
02
SLQLQGH[
PP
VFDOH
6623SODVWLFVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP 627
$
PD[
© Nexperia B.V. 2017. All rights reserved
74HC_HCT4040 All information provided in this document is subject to legal disclaimers. .
Product data sheet Rev. 5 — 3 February 2016 13 of 82
Nexperia 74HC4040; 74HCT4040
12-stage binary ripple counter
Fig 12. Package outline SOT403-1 (TSSOP16)
81,7 $
$
$
E
S F ' (
H +
( / /
S 4 =\ZY ș
5()(5(1&(6
287/,1(
9(56,21
(8523($1
352-(&7,21 ,668('$7(
,(& -('(& -(,7$
PP
R
R
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
1RWHV
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
3ODVWLFLQWHUOHDGSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
627 02
Z 0
E
S
'
=
H
ș
$
$
$
/
S
4
GHWDLO;
/
$
+
(
(
F
Y 0 $
;
$
\
PP
VFDOH
76623SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP 627
$
PD[
SLQLQGH[
© Nexperia B.V. 2017. All rights reserved
74HC_HCT4040 All information provided in this document is subject to legal disclaimers. .
Product data sheet Rev. 5 — 3 February 2016 14 of 82
Nexperia 74HC4040; 74HCT4040
12-stage binary ripple counter
Fig 13. Package outline SOT763-1 (DHVQFN16)
WHUPLQDO
LQGH[DUHD
$ (K
E
81,7 \H
F
5()(5(1&(6
287/,1(
9(56,21
(8523($1
352-(&7,21 ,668('$7(
,(& -('(& -(,7$
PP
'K
\
H
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
627 02
/
Y
Z
PP
VFDOH
627
'+94)1SODVWLFGXDOLQOLQHFRPSDWLEOHWKHUPDOHQKDQFHGYHU\WKLQTXDGIODWSDFNDJHQROHDGV
WHUPLQDOVERG\[[PP
$
PD[
$
$
F
GHWDLO;
\
\ &
H
/
(K
'K
H
H
E
;
'
(
&
% $
WHUPLQDO
LQGH[DUHD
$&
&
%
Y 0
Z 0
(
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
'
© Nexperia B.V. 2017. All rights reserved
74HC_HCT4040 All information provided in this document is subject to legal disclaimers. .
Product data sheet Rev. 5 — 3 February 2016 15 of 82
Nexperia 74HC4040; 74HCT4040
12-stage binary ripple counter
14. Abbreviations
15. Revision history
Table 9. Abbreviations
Acronym Description
CMOS Complementary Metal Oxide Semiconductor
ESD ElectroStatic Discharge
HBM Human Body Model
CDM Charge-Device Model
TTL Transistor-Transistor Logic
Table 10. Revision history
Document ID Release date Data sheet status Change notice Supersedes
74HC_HCT4040 v.5 20160203 Product data sheet - 74HC_HCT4040 v.4
Modifications: •Type numbers 74HC4040N and 74HCT4040N (SOT38-4) removed.
74HC_HCT4040 v.4 20140320 Product data sheet - 74HC_HCT4040 v.3
Modifications: •The format of this data sheet has been redesigned to comply with th e new identity
guidelines of NXP Semiconductors.
•Legal texts have been adapted to the new company name where appropriate.
74HC_HCT4040 v. 3 20050914 Product data sheet - 74HC_HCT4040_CNV v.2
74HC_HCT4040_CNV v.2 19901231 Product specification - -
© Nexperia B.V. 2017. All rights reserved
74HC_HCT4040 All information provided in this document is subject to legal disclaimers. .
Product data sheet Rev. 5 — 3 February 2016 16 of 82
Nexperia 74HC4040; 74HCT4040
12-stage binary ripple counter
16. Legal information
16.1 Data sheet status
[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term ‘short data sheet’ is explained in section “Definitions”.
[3] The product status of de vice(s) descr ibed in th is document m ay have cha nged since thi s document w as publish ed and may di ffe r in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nexperia.com.
16.2 Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any
representations or warrant ies as to t he accuracy or completeness of
information included herein and shall have no liab ility for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and tit le. A short data sh eet is intended
for quick reference only and shou ld not b e relied u pon to cont ain det ailed and
full information. For detailed and full informatio n see the relevant full data
sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict wit h the short data sheet, the
full data sheet shall pre va il.
Product specificat ion — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Nexperia and its customer, unless Nexperia and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the Nexperia product is
deemed to off er functions and qualities beyond those described in the
Product data sheet.
16.3 Disclaimers
Limited warr a nty and liability — Information in this document is believed to
be accurate and reliable. However, Nexperia does not give any
representations or warrant ies, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. Nexperia takes no
responsibility for the content in this document if provided by an information
source outside of Nexperia.
In no event shall Nexperia be liable for any indirect, incidental,
punitive, special or consequ ential damages (including - wit hout limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia's aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of Nexperia.
Right to make changes — Nexperia reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all informa tion supplied prior
to the publication hereof .
Suitability for use — Nexperia products are not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipme nt, nor in applications where failure or
malfunction of a Nexperia product can reasonably be expected
to result in perso nal injury, death or severe property or environme ntal
damage. Nexperia and its suppliers accept no liability for
inclusion and/or use of Nexperia products in such equipment or
applications and ther efore such inclu sion and/or use is at the cu stomer’s own
risk.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and ope ration of their applications
and products using Nexperia products, and Nexperia
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the Nexperia
product is suitable and fit for the customer’s applications and
products planned, as well as fo r the planned application and use of
customer’s third party customer(s). Custo mers should provide appropriate
design and operating safeguards to minimize the risks associated with t heir
applications and products.
Nexperia does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party custo mer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using Nexperia
products in order to avoid a default of the applications and
the products or of the application or use by customer’s third party
customer(s). Nexperia does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if presen t) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale — Nexperia
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nexperia.com/profile/terms, unless otherwise
agreed in a valid written individua l agreement. In case an individual
agreement is concluded only the ter m s and conditions of the respective
agreement shall apply. Nexperia hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of Nexperia products by customer.
No offer to sell or license — Nothing i n this document may be interpreted or
construed as an of fer t o sell product s that is open for accept ance or the gr ant,
conveyance or implication of any license under any copyrights, paten ts or
other industrial or intellectual property right s.
Document status[1][2] Product status[3] Definition
Objective [short] data sheet Development This document contains data from the objective specification for product development.
Preliminary [short] dat a sheet Qualification This document contains data from the preliminary specification.
Product [short] data sheet Production This document contains the product specification.
© Nexperia B.V. 2017. All rights reserved
74HC_HCT4040 All information provided in this document is subject to legal disclaimers. .
Product data sheet Rev. 5 — 3 February 2016 17 of 82
Nexperia 74HC4040; 74HCT4040
12-stage binary ripple counter
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific Nexperia product is automotive qualified,
the product is not suitable for aut omotive use. It i s neither qua lified nor tested
in accordance with automotive testing or application requirements. Nexperia
accepts no liability for inclusion and/or use of
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automot ive specifications and standards, custome r
(a) shall use the product without Nexperia's warranty of the
product for such au tomotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
Nexperia's specifications such use shall be solely at customer’s
own risk, and (c) customer fully indemnifies Nexperia for any
liability, damages or failed product claims result ing from customer design an d
use of the product for automotive applications beyond Nexperia's
standard warranty and Nexperia's product specifications.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
16.4 Trademarks
Notice: All referenced b rands, produc t names, service names and trademarks
are the property of their respective ow ners.
17. Contact information
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Nexperia 74HC4040; 74HCT4040
12-stage binary ripple counter
18. Contents
1 General description. . . . . . . . . . . . . . . . . . . . . . 1
2 Features and benefits . . . . . . . . . . . . . . . . . . . . 1
3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
4 Ordering information. . . . . . . . . . . . . . . . . . . . . 1
5 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
6 Pinning information. . . . . . . . . . . . . . . . . . . . . . 3
6.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
6.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4
7 Functional description . . . . . . . . . . . . . . . . . . . 4
7.1 Function table. . . . . . . . . . . . . . . . . . . . . . . . . . 4
7.2 Timing diagram. . . . . . . . . . . . . . . . . . . . . . . . . 5
8 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 5
9 Recommended operating conditions. . . . . . . . 6
10 Static characteristics. . . . . . . . . . . . . . . . . . . . . 6
11 Dynamic characteristics . . . . . . . . . . . . . . . . . . 8
12 Waveform and test circuit. . . . . . . . . . . . . . . . 10
13 Package outline . . . . . . . . . . . . . . . . . . . . . . . . 11
14 Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 15
15 Revision history. . . . . . . . . . . . . . . . . . . . . . . . 15
16 Legal information. . . . . . . . . . . . . . . . . . . . . . . 16
16.1 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 16
16.2 Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
16.3 Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 16
16.4 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 17
17 Contact information. . . . . . . . . . . . . . . . . . . . . 17
18 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
© Nexperia B.V. 2017. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release:
03 February 2016
