22 Lucent Technologies Inc.
Product Brief
August 2000
for ORCA FPGAs
ATM ABR Cell Manager/Processor CSC
Description (continued)
In the egress direction, the RMCP performs the f o llow-
ing:
■Receives all e
ress cells from the ABM in the lon
format
62 b
tes
.
■Extracts the ABR’s traffic con
estion level informa-
tion from the cells' local headers.
■Calculate s and store s relat iv e and expli cit rates
RR
and ER
.
■Converts all cells to the short format
56 b
tes
.
■Passes the cells to the ALM.
In the ingress direction, the RMCP.
■Receives all in
ress cells from the ALM.
■Passes non-RM cells throu
h to the ABM.
■In
ects RR and ER information in backward RM cells,
and passes them to the ABM.
The congestion level information is used in the al
o-
rithm for the relative rate
RR
and explicit rate
ER
al
orithms. The resource mana
ement
RM
cell man-
a
er
RMCM
is a stand-alone
VHDL
CSC which is
included with the RMCP or can be purchased sepa-
ratel
. This CSC provides the framework for a user-pro-
vided al
orithm.
The RMCM is located between the AB M and the ALM
Fi
ure 1
. In t he in
ress direction, the RMCM perf orms
the following:
■Receives all ingress cells from the ALM.
■Passes user cells to ABM.
■Allows the user algorithm to write backward RM
cells, updates the CRC-10, and passes the cells to
the ABM.
In the egress direction, the RMCM performs the follow-
ing:
■Receives all egress cells from the ABM in the long
format (62 bytes).
■Extracts and sends congestion and other data to the
user's algorithm.
■Converts all cells to the short format (56 bytes) and
passes the cells to the ALM.
The RMCM synthesizes into an OR2T26A-5 and the
RMCP into an OR2T40A-6.
Design Package
The RM cell processor/manager CSC packa
es con-
tain the following:
■VHDL source code
■VHDL testbench
■Scripts and data files for simulation
behavioral,
ate-
level, and back-annotated
, s
nthesis, and FPGA
la
out
■Detailed documentation:
— Reference
uide: CSC features, architecture,
interfaces, and operation
— User's guide: CSC simulation, synthesis, and
FPGA layout step-by step procedures
Required Tools
■Lucent Technolo
ies
ORCA
Foundr
for FPGA la
-
out
■MTI V-s
stem for simulation
■Exemplar
Galileo
* extreme for s
nthesis
Additional Resources
■Lucent Technolo
ies
LUC4AU01 ATM Layer UNI
Manager (ALM)
—Jul
1997
■Lucent Technolo
ies
LUC4AB01 ATM Buffer Man-
age r (A BM)
—October 1997
■
ATM Forum Traffic Management Specification Ver-
sion 4.0
—April 1996
Ordering Information
Modelware
†, Inc.
Tel: (732)936-1808
Fax: (732)936-1838
E-mail: sales@modelware.com
Internet: www.modelware.com
*
Galileo
is a trademark of Exemplar Logic,
†
Modelware
is a registered tradem ar k of Mod elware, Inc.