
TAN-16
4
Rev. 1.00
Step Configuration Value
Number Register (to be written) Comments
1 CR1 00101 The first four bits (e.g., “0010”)
figures the chip to operate in the
“Forward” Mode. Further, it configures
each PLL to generate a “k x 64” clock
signal.
Note: The value for “k” is specified
in Step # 3.
Setting the fifth bit to “1”, enables PLL
# 1.
If one does not wish to generate the
2.048 MHz clock
via pin 6, then one should set this bit
to “0”.
2 CR2 00001 This step simply enables PLL #2 to
output a 2.048 MHz clock via the
“CLK2” output pin (pin 13).
If one does not wish to output any
signal via this pin, then he/she should
write “00000” to this register.
3 CR3 11111 This step sets the value for “k” for PLL
# 1 (see “Comments” for “Step 1”) to
32. Consequently, the XRT8000
will generate a clock signal of
2.048 MHz.
4 CR4 11111 This step sets the value for “k” for PLL
# 2 (see “Comments” for “Step 1”) to
32.
5 CR5 11100 This step enables the XRT8000 to
output the 8kH output via the SYNC
output pin (pin 2), and the PLL_1
and PLL_2 outputs via the CLK1 (pin
6) and CLK2 (pin 13) output pins,
respectively. By executing the above-
mentioned procedure, the XRT8000
device will be configured to operate in
the “Forward/Slave” Mode, and will
generate a 2.048 MHz clock via the
CLK1 and CLK2 output pins, when
receiving an 8 kHz signal at the FIN
input pin (pin 3).
Table 2. Programming Procedure, via the Microprocessor Serial Interface