



# NMC9313B 256-Bit Serial Electrically Erasable Programmable Memory


## General Description

The NMC9313B is a 256-bit non-volatile sequential access memory fabricated using advanced floating gate N-channel E<sup>2</sup>PROM technology. It is a peripheral memory designed for data storage and/or timing and is accessed via the simple MICROWIRE™ serial interface. The device contains 256 bits of read/write memory divided into 16 registers of 16 bits each. Each register can be serially read or written by a COP400 series controller. Written information is stored in a floating gate cell with at least 10 years data retention and can be updated by an erase-write cycle. The NMC9313B has been designed to meet applications requiring up to  $1 \times 10^4$  erase/write cycles per register. A power down mode reduces power consumption by 67 percent.


## Features

- Low cost
- Single supply operation ( $5V \pm 10\%$ )
- TTL compatible
- $16 \times 16$  serial read/write memory
- MICROWIRE compatible serial I/O
- Compatible with COP400 processors
- Low standby power
- Non-volatile erase and write
- Reliable floating gate technology

## Block and Connection Diagrams



Dual-In-Line Package (N)



TL/D/9145-2

Top View

Order Number NMC9313B  
See NS Package Number N08E

### Pin Names

- CS Chip Select
- SK Serial Data Clock
- DI Serial Data Input
- DO Serial Data Output
- V<sub>CC</sub> Power Supply
- GND Ground

TL/D/9145-1

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage Relative to GND	+6V to -0.3V
Ambient Operating Temperature NMC9313B/COP494	0°C to +70°C
Ambient Storage Temperature with Data Retention	-65°C to +125°C

Lead Temperature (Soldering, 10 seconds)	300°C
ESD Rating	2000V

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Electrical Characteristics $0^{\circ}\text{C} \leq \text{TA} \leq 70^{\circ}\text{C}$ , $V_{\text{CC}} = 5\text{V} \pm 10\%$ unless otherwise specified

Parameter	Conditions	Min	Typ	Max	Units
Operating Voltage ( $V_{\text{CC}}$ )		4.5		5.5	V
Operating Current ( $I_{\text{CC1}}$ )	$V_{\text{CC}} = 5.5\text{V}$ , $\text{CS} = 1$			15	mA
Standby Current ( $I_{\text{CC2}}$ )	$V_{\text{CC}} = 5.5\text{V}$ , $\text{CS} = 0$			5	mA
Input Voltage Levels					
$V_{\text{IL}}$		-0.1		0.8	V
$V_{\text{IH}}$		2.0		$V_{\text{CC}} + 0.5$	V
Output Voltage Levels					
$V_{\text{OL}}$	$I_{\text{OL}} = 2.1\text{ mA}$			0.4	V
$V_{\text{OH}}$	$I_{\text{OH}} = -400\ \mu\text{A}$	2.4			V
Input Leakage Current	$V_{\text{IN}} = 5.5\text{V}$			10	$\mu\text{A}$
Output Leakage Current	$V_{\text{OUT}} = 5.5\text{V}$ , $\text{CS} = 0$			10	$\mu\text{A}$
SK Frequency		0		200	kHz
SK HIGH TIME $t_{\text{SKH}}$ (Note 2)		3			$\mu\text{s}$
SK LOW TIME $t_{\text{SKL}}$ (Note 2)		2			$\mu\text{s}$
Input Set-Up and Hold Times					
CS $t_{\text{CSS}}$		0.2			$\mu\text{s}$
$t_{\text{CSH}}$		0			$\mu\text{s}$
DI $t_{\text{DIS}}$		0.4			$\mu\text{s}$
$t_{\text{DIH}}$		0.4			$\mu\text{s}$
Output Delay					
DO $t_{\text{PD1}}$	$\text{CL} = 100\ \text{pF}$			2	$\mu\text{s}$
$t_{\text{PD0}}$	$V_{\text{OL}} = 0.8\text{V}$ , $V_{\text{OH}} = 2.0\text{V}$ $V_{\text{IL}} = 0.45\text{V}$ , $V_{\text{IH}} = 2.40\text{V}$			2	$\mu\text{s}$
Erase/Write Pulse Width ( $t_{\text{E/W}}$ ) (Note 1)		10		30	ms
CS Low Time ( $t_{\text{CS}}$ ) (Note 3)		1			$\mu\text{s}$

Note 1:  $t_{\text{E/W}}$  measured to rising edge of SK or CS, whichever occurs last.

Note 2: The SK frequency spec. specifies a minimum SK clock period of 5  $\mu\text{s}$ , therefore in an SK clock cycle,  $t_{\text{SKH}} + t_{\text{SKL}}$  must be greater than or equal to 5  $\mu\text{s}$ . e.g. if  $t_{\text{SKL}} = 2\ \mu\text{s}$  then the minimum  $t_{\text{SKH}} = 3\ \mu\text{s}$  in order to meet the SK frequency specification.

Note 3: CS must be brought low for a minimum of 1  $\mu\text{s}$  ( $t_{\text{CS}}$ ) between consecutive instruction cycles.

## Instruction Set

Instruction	SB	Op Code	Address	Data	Comments
READ	01	10xx	A3A2A1A0		Read register A3A2A1A0
WRITE	01	01xx	A3A2A1A0	D15-D0	Write register A3A2A1A0
ERASE	01	11xx	A3A2A1A0		Erase register A3A2A1A0
EWEN	01	0011	xxxx		Erase/write enable
EWDS	01	0000	xxxx		Erase/write disable
ERAL	01	0010	xxxx		Erase all registers
WRAL	01	0001	xxxx	D15-D0	Write all registers

NMC9313B has 7 instructions as shown. Note that MSB of any given instruction is a "1" and is viewed as a start bit in the interface sequence. The next 8 bits carry the op code and the 4-bit address for 1 of 16, 16-bit registers.

X is a don't care state.

## Functional Description

The NMC9313B is a small peripheral memory intended for use with COPSTM controllers and other non-volatile memory applications. Its organization is sixteen registers and each register is sixteen bits wide. The input and output pins are controlled by separate serial formats. Seven 10-bit instructions can be executed. The instruction format has a logical 0, 1 as start bits, four bits as an op code, and four bits of address. The on-chip programming-voltage generator allows the user to use a single power supply (VCC). Only during the read mode is the serial output (DO) pin valid. During all other modes the DO pin is in TRI-STATE®, eliminating bus contention.

### READ

The read instruction is the only instruction which outputs serial data on the DO pin. After a READ instruction is received, the instruction and address are decoded, followed by data transfer from the memory register into a 16-bit serial-out shift register. A dummy bit (logical '0') precedes the 16-bit data output string. Output data changes are initiated by a low to high transition of the SK clock.

### ERASE/WRITE ENABLE AND DISABLE

Programming must be preceded once by a programming enable (EWEN) instruction. Programming remains enabled until a programming disable (EWDS) instruction is executed. The programming disable instruction is provided to protect against accidental data disturb. Execution of a READ instruction is independent of both EWEN and EWDS instructions.

### ERASE (Note 4)

Like most E<sup>2</sup>PROMS, the register must first be erased (all bits set to 1s) before the register can be written (certain bits

set to 0s). After an ERASE instruction is input, CS is dropped low. This falling edge of CS determines the start of programming. The register at the address specified in the instruction is then set entirely to 1s. When the erase/write programming time ( $t_{E/W}$ ) constraint has been satisfied, CS is brought up for at least one SK period. A new instruction may then be input, or a low-power standby state may be achieved by dropping CS low.

### WRITE (Note 4)

The WRITE instruction is followed by 16 bits of data which are written into the specified address. This register must have been previously erased. Like any programming mode, erase/write time is determined by the low state of CS following the instruction. The on-chip high voltage section only generates high voltage during these programming modes, which prevents spurious programming during other modes. When CS rises to  $V_{IH}$ , the programming cycle ends. All programming modes should be ended with CS high for one SK period, or followed by another instruction.

### CHIP ERASE (Note 4)


Entire chip erasing is provided for ease of programming. Erasing the chip means that all registers in the memory array have each bit set to a 1. Each register is then ready for a WRITE instruction.

### CHIP WRITE (Note 4)

All registers must be erased before a chip write operation. The chip write cycle is identical to the write cycle, except for the different op code. All registers are simultaneously written with the data pattern specified in the instruction.

**Note 4:** During a programming mode (write, erase, chip erase, chip write), SK clock is only needed while the actual instruction, i.e., start bit, op code, address and data, is being input. It can remain deactivated during the Erase/Write pulse width ( $t_{E/W}$ ).

## Timing Diagrams




\*This is the minimum SK period

TL/D/9145-3


### Synchronous Data Timing




Timing Diagrams (Continued)



TL/D/9145-7



TL/D/9145-8



TL/D/9145-9

Instruction Timing (Continued)

\*t<sub>E/W</sub> measured to rising edge of SK or CS, whichever occurs last.