


A3H CONTEXT

- 01_BLOCK DIAGRAM
- 02_REVISION LIST
- 03_DOYHAN CPU(1)
- 04_DOTHAN CPU(2)
- 05_THERMAL SENSOR,FAN
- 06_ALVISO GMCH(1)
- 07_ALVISO PCIE(2)
- 08_ALVISO DDR SLOT(3)
- 09_ALVISO POWER(4)
- 10_ALVISO GND(5)
- 11_GMCH STRAPPING/LVDS TRANS
- 12_ICH6M SATA,LPC,IDE(1)
- 13_ICH6M USB,PCI/E,PMIO(2)
- 14_ICH6M PWR,GND(3)
- 15_CRT&TV OUT CONN
- 16_LVDS&INVERTER(CAMERA,WLAN)
- 17_DDR2_SODIMM 0
- 18_DDR2_SODIMM 1
- 19_DDR2_ADDRESS TERMINATION
- 20_CLOCK GEN ICS954213
- 21_IT8510E
- 22_FWH,SIO,SIR
- 23_AZALIA ALC880
- 24_AMPLIFIER 2 CHANNEL
- 25_MIC,LINE-IN JACK
- 26_MINI-PCI
- 27_LAN RTL8100CL
- 28_RJ11/45,MDC,PRN
- 29_PCI CARDBUS R5C841
- 30_PCI PCMCIA SOCKET A
- 31_PCI IEEE1394A,3IN1 CON
- 32_HDD CONNECTOR
- 33_Q/SW,CD-ROM CONNECTOR
- 34_USB CONNECTOR
- 35_DJ BOARD/SW/TP
- 36_STARTUP CIRCUIT(1)
- 37_STARTUP CIRCUIT(2)
- 38_VCORE
- 39_SYSTEM(3V,5V)
- 40_2.5V,1.5V,1.8V,1.05V
- 41_VCCA,DDR2(0.9V)
- 42_PIC/BAT CONN/PWOK/THERM PT
- 43_CHARGE
- 44_BATLOW/SD#
- 45_LOAD SWITCH
- 46_POWER ON SEQUENCE
- 47_POWER FLOW CHART
- 48_SYSTEM RESOURCE
- 49_POWER FLOW DIAGRAM
- 50_HISTORY



REVISION LIST

POWER INTERFACE

SIGNALS	TYPE	POWER
PM_PSI#	O	+VCCP
VR_VID[5:0]	O	+VCCP
VRON	O	+3.3V
PM_DPRSLPVR	O	+3.3V
CPU_STP#	O	+3.3V
RST_BTN#	O	+3.3V
CLK_EN#	I	+3.3V
DELAY_VR_PWRGD	I	+3.3V
OTP_RESET#	I	+3.3V
SHUT_DOWN#	I	+3.3V
BAT_LEARN	I	+3.3V
BAT_LLOW#_OC	I	+3.3V
BAT_IN#_OC	I	+3.3V
CHG_EN#	I	+3.3V
CHG_FULL_OC	I	+3.3V
CHG_LED_UP	I	+3.3V
SMCLK_BAT1	IO	+3.3V
SMDATA_BAT1	IO	+3.3V
SUSB#	O	+3.3V
SUSC#	O	+3.3V
1.8V_PWRGD	I	+3.3V
1.5VS_PWRGD	I	+3.3V
VSUS_ON	O	+3.3V
ACIN_OC	I	+3.3V
ACIN#	I	AC_BAT_SYS
+3VA	PWR	+3.3V
+5VA	PWR	+5V
+5VLCM	PWR	+5VLCM
A/D_DOCK_IN	PWR	DC
AC_BAT_SYS	PWR	DC

POWER PLANE

POWER	VOLTAGE	CURRENT
+VCORE	0.7 - 1.77V	27A
+VCCP	1.05 - 1.2V	3.95A
+VCC_GMCH	1.05V	4.12A
+0.9VS	1.25V	0.85A
+1.5VS	1.5V	4.33A
+1.5V	1.5V	300 mA
+1.5VSUS	1.5V	270 mA
+1.8V	1.8V	6.68A
+2.5VS	2.5V	0.3 A
+3VS	3.3V	1.732A
+3V	3.3V	1.515A
+3VSUS	3.3V	540 mA
+5VS	5V	4.1A
+5V	5V	0.5A
+5VSUS	5V	0.5A
+12V	12V	0.25A
+12VS	12V	0.25A

IMPEDENCE

Single-Ended

<u>27.4 OHM WIDTH</u>
TOP/BOT 18 mils
<u>37.5 OHM WIDTH</u>
TOP/BOT 11 mils
IN1/IN2 9.5 mils
<u>42 OHM WIDTH</u>
TOP/BOT 9 mils
IN1/IN2 7.5 mils
<u>50 OHM WIDTH</u>
TOP/BOT 6 mils
IN1/IN2 5 mils
<u>55 OHM WIDTH</u>
TOP/BOT 5.5 mils
IN1/IN2 4.5 mils
<u>75 OHM WIDTH</u>
TOP/BOT 4 mils
IN1/IN3 3.5 mils

Differential

<u>70 OHM WIDTH/SPACE</u>
TOP/BOT 9 mils/ 4 mils
IN1/IN2 7.5 mils/ 4 mils
<u>85 OHM WIDTH/SPACE</u>
TOP/BOT 5.5 mils/ 4 mils
IN1/IN2 4.5 mils/ 4 mils
<u>90 OHM WIDTH/SPACE</u>
TOP/BOT 5.5 mils/ 5 mils
IN1/IN2 4.5 mils/ 5 mils
<u>100 OHM WIDTH/SPACE</u>
TOP/BOT 6 mils/ 11 mils
IN1/IN2 5 mils/ 12 mils
<u>110 OHM WIDTH/SPACE</u>
TOP/BOT 5 mils/ 13 mils
IN1/IN2 4 mils/ 12 mils

PCI INTERFACE

PCI_REQ#

MINIPCI	PCI_REQ#3
10/100	PCI_REQ#2
CB&1394	PCI_REQ#1

IDSEL

MINIPCI	PCI_AD19
10/100	PCI_AD16
CB&1394	PCI_AD17

PCB STACK-UP

PCB THICKNESS: 1.6 mm

- L1 TOP
- L2 GND
- L3 IN1
- L4 IN2
- L5 GND
- L6 BOT

PAGE 38

SIGNAL	IN:	VR_VID[0..5] PM_DPRSLPVR STP_CPU# PM_PSI# CPU_VRON MCH_OK
	OUT:	DELAY_VR_PWRGD CLK_PWR_GD#
POWER	IN:	AC_BAT_SYS +5VO +3VO
	OUT:	+VCORE

PAGE 39

SIGNAL	IN:	SUSC#_PWR VSUS_ON
POWER	IN:	AC_BAT_SYS
	OUT:	+12VO +3VO +5VO



PAGE 40

SIGNAL	IN:	SUSB#_PWR SUSC#_PWR CPU_VRON
POWER	IN:	AC_BAT_SYS +5VO
	OUT:	+1.8V +1.5VS +2.5VS +VCC_GMCH_CORE +5VALWAYS +3VALWAYS +VCCP

PAGE 41



SIGNAL	IN:	SUSB#_PWR
POWER	IN:	+3V +1.8V
	OUT:	+0.9VS

		Title : REVISION LIST	
ASUSTeK COMPUTER INC		Engineer: Howard Tu	
Size	Project Name		Rev
Custom	A3H		2.0
Date: Tuesday, August 09, 2005		Sheet	2 of 53




Layout note:
 COMP0 and COMP2 need to be Zo=27.4ohm traces.
 Best estimate is 18mil wide trace for outer layers and 14mil if on internal layer. See RDDP of Banias.
 Traces should be shorter than 0.5". Refer to latest CS layout

COMP1, COMP3 should be routed as Zo=55ohm traces shorter than 0.5"



B-STEP			
Bclk	FSB	BSEL1	BSEL0
100	400	0	1
133	533	0	0




ASUS Title : **DOTHAN CPU (1)**

ASUSTek COMPUTER INC Engineer: **Howard Tu**

Size	Project Name	Rev
Custom	A3H	2.0


Date: Tuesday, August 09, 2005 Sheet 3 of 53




Dothan FSB533			
LFM	TYP	HFM	
VCC 1.14V	1.2V	1.356V	
C4	C3	C0	
ICC 0.9A	7.59A	27A	

MOBILE DOTHAN VID TABLE



VID[5..0]	Voltage	VID[5..0]	Voltage
000000	1.708V	100000	1.196V
000001	1.692V	100001	1.180V
000010	1.676V	100010	1.164V
000011	1.660V	100011	1.148V
000100	1.644V	100100	1.132V
000101	1.628V	100101	1.116V
000110	1.612V	100110	1.100V
000111	1.596V	100111	1.084V
001000	1.580V	101000	1.068V
001001	1.564V	101001	1.052V
001010	1.548V	101010	1.036V
001011	1.532V	101011	1.020V
001100	1.516V	101100	1.004V
001101	1.500V	101101	0.988V
001110	1.484V	101110	0.972V
001111	1.468V	101111	0.956V
010000	1.452V	110000	0.940V
010001	1.436V	110001	0.924V
010010	1.420V	110010	0.908V
010011	1.404V	110011	0.892V
010100	1.388V	110100	0.876V
010101	1.372V	110101	0.860V
010110	1.356V	110110	0.844V
010111	1.340V	110111	0.828V
011000	1.324V	111000	0.812V
011001	1.308V	111001	0.796V
011010	1.292V	111010	0.780V
011011	1.276V	111011	0.764V
011100	1.260V	111100	0.748V
011101	1.244V	111101	0.732V
011110	1.228V	111110	0.716V
011111	1.212V	111111	0.700V



Dothan FSB533			
Min	Typ	Max	
VCCP 0.997V	1.05V	1.102V	
ICC		2.5A	



+VCCP (CPU) Decoupling Capacitor
(Place near CPU)





ASUS Title : **DOTHAN CPU (2)**
 ASUSTek COMPUTER INC Engineer: **Howard Tu**
 Size Project Name
 Custom **A3H** Rev **2.0**
 Date: Tuesday, August 09, 2005 Sheet 4 of 53

Fan Speed Control CPU FAN


KBC will issue a analog (a voltage level) signal.

SW: FAN_DA1 must be low during S3


Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy.



U6 output maximum will be 10.5V (VCC-1.5V) which will damage south bridge. Add a MOS to transfer it to +3V level.




CPU VCORE Decoupling Capacitor




- Mid Frequency Decoupling (Place around Processor)
- High Frequency Decoupling (Place underneath Processor) using 10uF/6.3V X5R
- +VCORE Bulk Decoupling



Four 200 uF are located in IMVP4



Pin 13	Pin 14	SMB Addr
1	X	5C **
0	1	5A
0	0	58












In OrCAD circuit,ALVISO PM P/N :02-010002600
But we have to use ALVISO GM P/N : 02-010002610 in BOM list





Dothan A : R282
NO STUFF

Near Alviso 0.5" \rightarrow \leftarrow Near CRT Bead 0.5"



Layout Note:
Route as short
as possible.


ASUS Title : Alviso GMCH (2)
ASUSTek COMPUTER INC Engineer: Howard Tu
Size Project Name
Custom A3H
Date: Tuesday, August 09, 2005 Sheet 7 of 53



Layout Note: VssA_CRTDAC
Route caps within 250mil of
Alviso. Route FB within 3" of
Alviso.

Route VssA_CRTDAC GND
from GMCH to decoupling
cap ground lead and then
connect to the gnd plane

Alviso Core			
	Min	Typ	Max
VCC	1V	1.05V	1.1V
ICC	Min	Typ	Max
			3.7A




3.3V			
	Min	Typ	Max
VCC	3.135V	3.3V	3.465V
ICC			0.12A

ASUS Title : Alviso GMCH (4)

ASUSTek COMPUTER INC Engineer: Howard Tu

Size	Project Name	Rev
Custom	A3H	2.0

Date: Tuesday, August 09, 2005 Sheet 9 of 53



VSSA


NCTF

		Title : Alviso GMCH (5)	
ASUSTek COMPUTER INC		Engineer: Howard Tu	
Size Custom	Project Name A3H	Rev 2.0	
Date: Tuesday, August 09, 2005		Sheet 10 of 53	


CFG[2:0] are HVMOS (+2.5VS)
 CFG[17..3] have internal pullup resistors. /AGTL+(VCCP)/
 CFG[19..18] have internal pulldown resistors. /HVMOS(+2.5VS)/
 SDVOCRTL_DATA has internal pulldown resistors.

SDVOCRTL_DATA :
 LOW = No SDVO device present (Default)

CFG5 : LOW = DMI X 2
 HIGH = DMI X 4 (Default)




CFG6 : LOW = DDR2 SDRAM
 HIGH = DDR SDRAM (Default)




CFG7 : CPU STRAP

LOW = Mobile Prescott
 HIGH = Dothan CPU (Default)




CFG8 : PCI-X POWER Saving

LOW = PCI-X POWER Saving
 HIGH (Default)




CFG9 : PCIE GRAPHIC LANE

LOW = REVERSE LANE
 HIGH = NORMAL OPERATION (Default)




CFG16 : FSB DYNAMIC ODT

LOW = Dynamic ODT Disabled
 HIGH = Dynamic ODT Enabled (Default)










CFG18 : VCC SELECT


LOW = 1.05V (Default)
 HIGH = 1.5V



CFG19 : VTT SELECT

LOW = 1.05V (Default)
 HIGH = 1.2V











		Title : ICH6_M (1)	
		ASUSTek COMPUTER INC	Engineer: Howard Tu
Size	Project Name	Rev	
Custom	A3H	2.0	
Date: Tuesday, August 09, 2005	Sheet 12 of 53		


* 56 within 1" from the ICH6-M pins
 * 75 W pull-up to VCCP within 2" from the series resistor

RTC BAT P/N: 07-016202032




Place 0.01uF within 100mils of ICH near pin AA19


Place 4X0.1uF Distribute near pin ICH6 Package edge











Place BOTH within 100mils of ICH near pin D27







Place 0.1uF near AG10
Place 0.1uF near E26, E27
Place 0.1uF near AG13, AG16
Place 0.1uF near A2-A6, D1-H1





Place 0.1uF within 100mils of ICH near pin AG23








Place 0.1uF near U7



ASUS Title : **ICH6_M (3)**
 ASUSTek COMPUTER INC Engineer: **Howard Tu**
 Size Project Name
 Custom **A3H**
 Date: Tuesday, August 09, 2005 Sheet 14 of 53





PLACE ESD Diodes near VGA port



PLACE ESD Diodes near TV port

Note: CRT_Red, CRT Green, CRT Blue are ground reference.



Rev. 1.1
SMT Issue
Change type from P/N 12-10110015L to P/N 12-101102154



LCD Backlight Control

LCD LVDS Interface



LCD Power

3V-3.6V
Full Active: 410 mA(Max. 500 mA)
3-3.6V
S0-S1M:410 mA(500 mA Max.)

Cable Requirement:
Impedence: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"



INVERTER Interface



USB PORT 4 for CAMERA

Pin 19 : Add a USB 2.0 Shielding GND cable to USB module.

BIOS
ADJ_BL: KBC
output D/A
signal (adjust
voltage level)
to adjust Back
light.

BIOS
BACK_OFF#:When user push "Fn+F7"
button, BIOS active this pin to
turn off back light.





700Vrms@5 mArms
(Min. 3 mArms)6 mArms(Max. 6.5 mArms)

**A3H/A3A don't use
USB PORT 5 for WLAN**

ASUS		Title : LVDS & INVERTER	
ASUSTeK COMPUTER INC		Engineer: Howard Tu	
Size	Project Name	Rev	
Custom	A3H	2.0	
Date: Tuesday, August 09, 2005	Sheet	16	of 53

For crosstalk



Change to PN:12-02512200B




Layout Note: Place these Caps near SO DIMM 0

Layout Note: Place these Caps near SO DIMM 0



Layout Note: Place these High-Freq decoupling Caps near the GMCH




For crosstalk




Change to PN:12-02512200A





Layout Note: Place these Caps near SO DIMM 1








Layout Note: Place these Caps near SO DIMM 1





SO-DIMM 1 is placed father from the GMCH than SO-DIMM 0



Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS










Bus	Rev	Rev	CPU	SRC	SATA	PCI
FSLC	FSLB	FSLA	M44	M44	M44	M44
0	0	0	200.00	100.00	100.00	33.33
0	1	0	133.33	100.00	100.00	33.33
0	1	0	200.00	100.00	100.00	33.33
1	0	0	166.66	100.00	100.00	33.33
1	0	0	333.33	100.00	100.00	33.33
1	0	1	100.00	100.00	100.00	33.33
1	1	0	400.00	100.00	100.00	33.33




PLACE termination close to source IC

- CLK_CPU_BCLK R410 1 2 49.90hm r0402
- CLK_CPU_BCLK# R409 1 2 49.90hm r0402
- CLK_MCH_BCLK R408 1 2 49.90hm r0402
- CLK_MCH_BCLK# R407 1 2 49.90hm r0402
- DREFCLK R454 1 2 49.90hm r0402
- DREFCLK# R453 1 2 49.90hm r0402
- CLK_PCIE_ICH R455 1 2 49.90hm r0402
- CLK_PCIE_ICH# R456 1 2 49.90hm r0402
- CLK_MCH_3GPLL R406 1 2 49.90hm r0402
- CLK_MCH_3GPLL# R405 1 2 49.90hm r0402
- DREFSSCLK R396 1 2 49.90hm r0402
- DREFSSCLK# R388 1 2 49.90hm r0402




H: Freq will jump to a preprogrammed value in the I2C



R441 10K pull up to +3VS for CPUCLK2_ITP
R442 10K pull down to GND for SRC5

ASUS Title: **CLOCK GEN**
 ASUSTek COMPUTER INC Engineer: **Howard Tu**
 Size Project Name
 Custom **A3H**
 Date: Tuesday, August 09, 2005 Sheet 20 of 53




	JP	UK	US
KID1	H	H	L
KID2	L	H	L


ASUS Title : **ASUSTek COMPUTER INC** Engineer: **Howard Tu**

Size: **Custom** Project Name: **A3H** Rev: **2.0**

Date: **Tuesday, August 09, 2005** Sheet: **21** of **53**






Cload=12.5PF
close to EC
start up time : 750ms







$$tD = 0.69 \times 10^{-6} \times CD \text{ pin sec} = 690 \text{ ms}$$

Change threshold = 2.9V

Super I/O


















INTMIC_A:GND_AUDIO

: W/P/X = 12/5/15mils





13,27,29 PCI_AD[0..31]





ASUS Title : MINI PCI (802.11)


ASUSTek COMPUTER INC Engineer: Howard Tu

Size	Project Name	Rev
Custom	A3H	2.0






Date: Tuesday, August 09, 2005 Sheet 26 of 53





L_TDP ,L_TDN termination resistors should be near chip




L_RDP ,L_RDN termination resistors should be near transformer-U32



LAN PORT




COM PORT



SWAP


PRINT PORT

MDC




For MDC module

ASUS		Title : RJ11+45,MDC,PRN	
ASUSTek COMPUTER INC		Engineer: Howard Tu	
Size	Project Name	Rev	
Custom	A3H	2.0	
Date: Tuesday, August 09, 2005		Sheet	28 of 53




PCMCIA
 CCD1# CCD2#
 L L 16bit
 OTHER 32bit

ASUS Title : CARBUS SOCKET
 ASUSTek COMPUTER INC Engineer: Howard Tu
 Size Project Name
 Custom A3H
 Date: Tuesday, August 09, 2005 Sheet 30 of 53






1. CLOSE TO R5C841
2. The area is as compact as possible, length < 10 mm
3. TPA Pair and TPB pair mismatch < 2.5mm
4. No via recommend, maximum is one.
5. Total length < 50 mm
6. Differential impedance is 110+/- 6 ohm
7. TPA Pair trace or TPB pair trace mismatch < 1.25mm









Hardware Strap Pin		
BADDR0/FA2	BADDR1/FA3	PORT
0	0	2E/2F
0	1	SWCBAHR/SWCBALR
1	0	4E/4F
1	1	RESERVED
FA4	0	FLASH TRI-STATE DISABLE
	1	FLASH TRI-STATE ENABLE
FA5	0	SHARE HOST BIOS MEMORY DISABLE
	1	SHARE HOST BIOS MEMORY ENABLE

EC Hardware Strap









HD_CSEL : Pull-Down, HDD as Master








For EMI test (place on TOP layer)



0119



stamp hole









Holes for ALVISO have to mount




ASUS		Title : CDROM	
ASUSTek COMPUTER INC		Engineer: Howard Tu	
Size	Project Name	Rev	
Custom	A3H	2.0	
Date: Tuesday, August 09, 2005	Sheet	33	of 53

USB







Power4 Gear




E-Mail














Internet






Touchpad Disable



Power Switch




ASUS		Title: DJ Board/SW/TP	
ASUSTek COMPUTER INC		Engineer: Howard Tu	
Size	Project Name		
A3	A3H		
Date: Tuesday, August 09, 2005	Sheet	35	of 53



74HC74 TRUTH TABLE Rev 1.2

PRE#	CLR#	CLK	D	Q	Q'
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	float	float
H	H	T	H	H	L
H	H	T	L	L	H
H	H	L	X	Qo	Qo'

(Hold-Time)








System Power Sequence
 +VCCRTC -> RTCRST# -> V5REFSUS -> 3.3/1.5VSUS ->
 RSMRST# -> SUSC# -> SUSB# -> VCCLAN -> LANPWROK
 -> V5REF -> PWROK -> GMCH -> VCCP -> VCORE
 SUSSTAT# -> PCIRST#
 CPU : +VCORE, +VCCP, +1.05VS
 NB : +1.05VS, +1.5VS, +2.5V, +VCCP
 SB : +1.5VSUS, +3.3VSUS, +VCCP, +1.5VS, +3.3VS
 DDR : +1.8V, +0.9VS
 M24 : +3.3VS, +2.5VS, +1.5VS, +1.8VS, AC_BAT_SYS

ASUS Title : **Startup Circuit (1)**
 ASUSTek COMPUTER INC Engineer: **Howard Tu**

Size	Project Name	Rev
Custom	A3H	2.0

Date: Tuesday, August 09, 2005 Sheet 36 of 53





VID 0 1 2 3 4 5
 1.468V 1 1 1 1 0 0
 0.956V 1 1 1 1 0 1

T215 TPC32t STPCPU#
 T223 TPC32t DPRSLPVR
 T70 TPC32t PSi#

41 MCH_OK
 20 CLK_PWR_GD#
 7,12,37,42 DELAY_VR_PWRGD_


12,13 PM_DPRSLPVR
 12,13,20 STP_CPU#
 +5V0
 3 PM_PSi#


21,40 CPU_VRON

VR_VID0
 VR_VID1
 VR_VID2
 VR_VID3
 VR_VID4
 VR_VID5

DPRSLPVR
 STPCPU#
 PSi#
 VRON

TIME





SIGNAL	IN:	SUSC#_PWR
		VSUS_ON
POWER	IN:	AC_BAT_SYS
	OUT:	+3VO
		+5VO

Vref = 0.8 V


Rev1.1.2

		Title : SYSTEM	
ASUSTeK COMPUTER INC		Engineer: Adams Lin	
Size	Project Name	Rev	
Custom	A3H	2.0	
Date: Tuesday, August 09, 2005		Sheet	39 of 53

SIGNAL IN: SUSB#_PWR
SUSC#_PWR

POWER IN: AC_BAT_SYS
+3VO

OUT: +1.8V
+1.5V
+2.5V
+VCC_GMCH_CORE
+5VALWAYS
+3VALWAYS




ASUS Title : 2.5V & 1.5V & 1.8V & 1.05V





ASUSTeK COMPUTER INC Engineer: Adams Lin


Size	Project Name	Rev
Custom	A3H	2.0
Date: Tuesday, August 09, 2005	Sheet 40 of 53	

For Duthon ,CPU_BSEL0 = LOW ,FSB=533MHZ ,VCCA0=1.5V ,VCCA123=0V
 For celeron ,CPU_BSEL0 = HIGH ,FSB=400MHZ ,VCCA0=1.8V ,VCCA123=1.8V



SIGNAL IN: SUSB#_PWR
 CPU_VRON
 POWER IN: +3VALWAYS
 +3V
 +1.8V
 +VCC_GMCH_CORE
 OUT: +0.9VS
 +1.5VSUS
 +VCCP









BATTERY SHUT_DOWN



OVP VOLT:
17.146V

SHUTDOWN VOLT:
11.6V





LDO : 5.4V
REF : 4.2235V

1.588V

AC_IN Threshold $2.048V_{max} A/D_DOCK_IN > 17.446V$ active
 Adapter $lin(max) = [0.075V/Rsense(Adin)] * [VCLS/VREF]$
 $Rsense(Adin) = 0.02 \text{ ohm}$
 $VCLS = 3.685V$
 $\Rightarrow lin(max) = 3.27A$
 $\Rightarrow Constant Power = 19 * 3.27 = 62.13W$
 $\Rightarrow R541 = 20K, R546 = 137K$

Adapter $lin(max) = [0.075V/Rsense(Adin)] * [VCLS/VREF]$
 $VCLS = 2.865V$
 $\Rightarrow lin(max) = 2.544A$
 $\Rightarrow Constant Power = 19 * 2.44 = 48.36W$
 $\Rightarrow R541 = 20K, R546 = 42.2K$


Charge Current $I_{chg} = [0.075V/Rsense(CHG)] * [VICTL/3.6V]$
 $Rsense(CHG) = 0.025 \text{ ohm}$
 $VICTL = 3V \Rightarrow I_{chg} = 2.5A$
 $VICTL = 1.68V \Rightarrow I_{chg} = 1.4A$

$V_{batt} = Cell * (Vref + [(VCTL - 1.8V) / 9.52])$
 $VCTL = 1.588V$
 $\Rightarrow V_{batt} = 4.2V$

Mode pin : $V_{mode} > 2.8V$ (try to LDO pin) \rightarrow 4 Cells
 $2.0 > V_{mode} > 1.6V$ (floating) \rightarrow 3 Cells
 $0.8 > V_{mode}$ (try to GND) \rightarrow Learning mode



$VICTL < 0.8V$ or $DCIN < 7V \rightarrow$ Charger Disable

		Title : CHARGE	
		Engineer: Adams Lin	
Size	Project Name	A3H	Rev
Custom			2.0
Date: Tuesday, August 09, 2005	Sheet 44 of 53		




+5VCHG, +5VLCM, +2.5VREF



Ref: 1.24V
 ON: EN=2V (A/D_DOCK_IN=1.7V)
 OFF: EN=0.6V (A/D_DOCK_IN=5.1V)








BATTERY IN CIRCUIT



3.37V








Power On Sequence

① → ⑭




PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 RTL8100CL	AD16	2	E
CARD READER	AD17	1	B
CARDBUS	AD17	1	C
1394	AD17	1	D
MINIPCI (802.11a/b/g)	AD19	3	G,H

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	1001100x (98)

0221

ICH6-M GPIO	A5V	Note	Volt
GPI 0			+3VS
GPI 1			+3VS
GPI 2			+3VS
GPI 3			+3VS
GPI 4			+3VS
GPI 5			
GPI 7			+3VS
GPI 8	EXTSMI#		+3VSUS
GPI 11	LID_ICH#		+3VSUS
GPI 12	KB_SCI#		+3VSUS
GPI 13	SIO_SMI#		+3VSUS
GPI 14			+3VSUS
GPI 15			+3VSUS
GPO 16			
GPO 17			
GPO 19	PWRLED_1HZ		+3VS
GPO 21	BACK_OFF#		+3VS
GPO 23	FWH_WP#		+3VS
GPO 24	802_LED_EN#		+3VSUS
GPI 26	SATA_DET#0	Unused pull-up to Vcc3_3	+3VS
GPI 27			+3VSUS
GPI 28			+3VSUS
GPI 29	PCB_ID2	Default : 0	+3VS
GPI 30	PCB_ID0	Default : 0	+3VS
GPI 31	PCB_ID1	Default : 0	+3VS
GPI 33	CPUFAN_SPD_A		+3VS
GPO 34	WLAN_ON#		+3VS
GPI 40	PANEL_ID0		+3VS
GPI 41	PANEL_ID1		+3VS
GPO 48			
GPO 49			
GPI 25	CB_SD#	Diode	+3V

KBC GPIO	A5V	Note
P23(Pin 35)	CHG_FULL_OC	
P22(Pin 36)	BAT_LEARN	
P21(Pin 37)	KBC_P21	
P20(Pin 38)	KBCRSM	
P42(Pin 23)	WATCHDOG	
P43(Pin 22)	OP_SD#	POSTCode前拉Low,ACPI前拉High,ACPI後放掉
P44(Pin 21)	KB_CPURST	
P45(Pin 20)	KB_GATEA20	
P46(Pin 19)	KBCSCI	
P47(Pin 18)	PM_CLKRUN#	
P50(Pin 17)	BAT_LLOW#_OC	
P51(Pin 16)	KID1	
P52(Pin 15)	KID2	
P53(Pin 14)	CLR_DJ#	
P54(Pin 13)	BAT_SEL#	
P55(Pin 12)	BAT1_IN#_OC	
P56(Pin 11)	FAN_DA1	
P57(Pin 10)	ADJ_BL	
P67(Pin 74)	DJ_LED#	
P66(Pin 75)	SWDJ_EN#	
P65(Pin 76)	GAIN_AMP_K#	0->-6 V/V 1->NORMAL
P64(Pin 77)	ACIN_OC	
P63(Pin 78)	DISTP#	
P62(Pin 79)	MARATHON#	
P61(Pin 80)	INTERNET#	
P60(Pin 1)	EMAIL#	
P75(Pin 4)	KB_CLK	
P74(Pin 5)	MS_CLK	
P73(Pin 6)	TPAD_CLK	
P72(Pin 7)	KB_DAT	
P71(Pin 8)	MS_DAT	
P70(Pin 9)	TPAD_DAT	
P77(Pin 2)	SMC_BAT	
P76(Pin 3)	SMD_BAT	
P27(Pin 31)	SCROLL_LED#	
P26(Pin 32)	NUM_LED#	
P25(Pin 33)	CAP_LED#	
P24(Pin 34)	SET_PLTRSTNS#	
P40(Pin 27)	EXT_SMI	
P41(Pin 26)	EMAIL_LED#	




Rev.	Data	Description
1.0	050701	Initial release
1.1	050719	BT can't detect : remove C16, C17 USB port 2,3 OC function : change pull-high resistor from 8.2K to 100K (add R911)
	050720	Change CE26 PN:11-176247651(Oxide Cap)
	050725	Delete Port Bar Function: For LAN (Remove) L87 R836,R837,R842,R846,R839,R840 C794,C792 Q168 D102 U71 For CRT (Remove) L88,L89,L90 R843,R844,R845,R909 D105 U72 For PWR (Remove) CE32,C789,C790,C791,C793 R841 For Print Port (Remove) RP5,RP6,R816 D96 CON22
	050726	SWAP GPB7,GPC3 function (Reserved for CIR) Change TP_CLK,TP_DAT to PS2 channel 2 Change EXT0_PS2_CLK,EXT0_PS2_DAT to PS2 channel 0 Change EXT1_PS2_CLK,EXT1_PS2_DAT to PS2 channel 1
	050727	A3H Delete Function: For TV OUT (Remove) CON10,C20,C26,C27,C28,C30,C32,C40 L11,L12,L13 R9,R11,R14 D9,D10,D4 For Audio DJ (Remove) Q181,Q126,R910,R263 A3H use 910GML, A3Ac use 915GM A3H PCB ID option


Rev.	Data	Description
	050727	Remove For Port Bar & COM Port detect R871,R872
	050728	A3H Delete Function: For TV OUT PWR remove L27,C64,C46,C44,L22,C55 L23,C47,L28,C72 C772,R775,R778,C771,U62,C770,C769,R774 change R67,R381,R383,R382 change to 0ohm (10-004400000) C65,C70,C67,C61,C56,C71 change to 0ohm (10-004400000)
	050728	A3H Delete Function: remove SIO, IrDA, COM Port SIO C137,C153,C130,C162,C148,C152,C163,C146 R103,R83,R87,R88,R101 Q20,D17,U6 IrDA C643,C642,C641 R641,RN23,RN24,RN25,U33 COM Port C795,C796,C798,C800,C797,C799,CN6,CN7 LN1,LN2 CON23,U73
	050803	R235,R240,R248,R263 change to 470ohm (10-003404710)
	05*01/05	

Rev.	Data	Description
1.1	050701	Initial release
	050726	AC_IN can't pull up : add R913(100K) and R912(47K)
	050728	LED flash when AC plug in Pull high to AC_BAT_SYS
	050801	Fix when battery in OVP mode, the battery LED is always ON Add R914,Q182 (GPG7)

PCMCIA DEBUG PORT



Bluetooth



For Intel Wireless CoExistence System