TVS/Zener Device Data

ON Semiconductor™



TVS/Zeners Device Data

Transient Voltage Suppressors and Zener Diodes

DL150/D Rev. 2, May-2001



© SCILLC, 2001 Previous Edition © 1994 "All Rights Reserved" This book presents technical data for the broad line of ON Semiconductor Transient Voltage Suppressors and Zener Diodes. Complete specifications for the individual devices are provided in the form of data sheets. A comprehensive Selector Guide and Industry Cross Reference Guide are included to simplify the task of choosing the best set of components required for a specific application. For additional information, please visit our website at: http://onsemi.com

Although information in this book has been carefully checked, no responsibility for inaccuracies can be assumed by ON Semiconductor. Please consult your nearest ON Semiconductor sales office for further assistance regarding any aspect of ON Semiconductor products.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit–french@hibbertco.com

English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll–Free from Mexico: Dial 01–800–288–2872 for Access – then Dial 866–297–9322

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support

Phone: 1–303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore: 001–800–4422–3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center

4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.

ON SEMICONDUCTOR DEVICE CLASSIFICATIONS

In an effort to provide up-to-date information to the customer regarding the status of any given device, ON Semiconductor has classified all devices into three categories: Preferred devices, Current products and Not Recommended for New Design products.

A Preferred type is a device which is recommended as a first choice for future use. These devices are "preferred" by virtue of their performance, price, functionality, or combination of attributes which offer the overall "best" value to the customer. This category contains both advanced and mature devices which will remain available for the foreseeable future.

"Preferred devices" are denoted below the device part numbers on the individual data sheets.

Device types identified as "current" may not be a first choice for **new** designs, but will continue to be available because of the popularity and/or standardization or volume usage in current production designs. These products can be acceptable for new designs but the preferred types are considered better alternatives for long term usage.

Any device that has not been identified as a "preferred device" is a "current" device.

This data book does not contain any "Not Recommended for New Design" devices.

Surmetic and MOSORB are trademarks of Semiconductor Components Industries, LLC (SCILLC).

Thermal Clad is a trademark of the Bergquist Company.

All brand names and product names appearing in this document are registered trademarks or trademarks of their respective holders.

Table of Contents

Page	Page
Chapter 1: Alphanumeric Index of Part Numbers 5	Chapter 7: Zener Voltage Regulator Diodes –
•	Surface Mounted Data Sheets
Chapter 2: Selector Guide for Transient	MM3Z2V4T1 Series
Voltage Suppressors and Zener Diodes 13	BZX84C2V4LT1 Series
	MMBZ5221BLT1 Series
Chapter 3: Transient Voltage Suppressors –	MMSZ5221BT1 Series
Axial Leaded Data Sheets	MMSZ4678T1 Series
P6KE6.8A Series	MMSZ2V4T1 Series
P6KE6.8CA Series	1PMT5920BT3 Series
1N6267A Series	1SMA5913BT3 Series
SA5.0A Series	1SMB5913BT3 Series
SA5.0CA Series	
1.5KE6.8CA Series	Chapter 8: Surface Mount Information and
1N5908	Packaging Specifications
1N6373 Series	Footprints for Soldering
1N6382 Series 88	
Chapter 4: Transient Voltage Suppressors –	Chapter 9: Package Outline Dimensions 311
Surface Mounted Data Sheets	Chapter 10: Technical Information,
1PMT5.0AT3 Series	Application Notes and Articles
1SMA5.0AT3 Series	Zener Diode Theory
1SMA10CAT3 Series	Zener Diode Fabrication Techniques
1SMB5.0AT3 Series	Reliability
P6SMB6.8AT3 Series	Zener Diode Characteristics
1SMB10CAT3 Series	Temperature Compensated Zeners
P6SMB11CAT3 Series	Basic Voltage Regulation Using Zener Diodes 354
1SMC5.0AT3 Series	Zener Protective Circuits and Techniques:
1.5SMC6.8AT3 Series	Basic Design Considerations
1.00/1/00.0/1/0 00/100 11111111111111111	Zener Voltage Sensing Circuits and Applications 374
Chapter 5: Transient Voltage Suppressor Arrays –	Miscellaneous Applications of
Surface Mounted Data Sheets	Zener Type Devices
MMBZ5V6ALT1 Series	Transient Voltage Suppression
MMBZ15VDLT1, MMBZ27VCLT1 146	AN784
MMQA5V6T1 Series	AN843
MSQA6V1W5T2	Design Considerations and Performance of
DF6A6.8FUT1	Temperature Compensated Zener Diodes 417
SMS05T1	MOSORBs
	AR450 426
Chapter 6: Zener Voltage Regulator Diodes –	Measurement of Zener Voltage to Thermal
Axial Leaded Data Sheets	Equilibrium with Pulsed Test Current 439
1N4370A Series 165	Sales Office List
1N957B Series	Standard Document Type Definitions
1N5985B Series	,
BZX79C2V4RL Series	
1N4678 Series 197	
1N5221B Series	
1N4728A Series	
BZX85C3V3RL Series	
1N5913B Series	
3EZ4.3D5 Series	
MZP4729A Series	
1N5333B Series	

CHAPTER 1 Alphanumeric Index of Part Numbers

DEVICE	PAGE	DEVICE	PAGE	Ī	DEVICE	PAGE	DEVICE	PAGE
1.5KE100A	59	1.5KE33A	59		1.5SMC39AT3	135	1N4711	199
1.5KE100CA	74	1.5KE33CA	74		1.5SMC43AT3	135	1N4728A	216
1.5KE10A	59	1.5KE36A	59		1.5SMC47AT3	135	1N4729A	216
1.5KE10CA	74	1.5KE36CA	74		1.5SMC51AT3	135	1N4730A	216
1.5KE110A	59	1.5KE39A	59		1.5SMC56AT3	135	1N4731A	216
1.5KE110CA	74	1.5KE39CA	74		1.5SMC6.8AT3	135	1N4732A	216
1.5KE11A	59	1.5KE43A	59		1.5SMC62AT3	135	1N4733A	216
1.5KE11CA	74	1.5KE43CA	74		1.5SMC68AT3	135	1N4734A	216
1.5KE120A	59	1.5KE47A	59		1.5SMC7.5AT3	135	1N4735A	216
1.5KE120CA	74	1.5KE47CA	74		1.5SMC75AT3	135	1N4736A	216
1.5KE12A	59	1.5KE51A	59		1.5SMC8.2AT3	135	1N4737A	216
1.5KE12CA	74	1.5KE51CA	74		1.5SMC82AT3	135	1N4738A	216
1.5KE130A	59	1.5KE56A	59		1.5SMC9.1AT3	135	1N4739A	216
1.5KE130CA	74	1.5KE56CA	74		1.5SMC91AT3	135	1N4740A	216
1.5KE13A	59	1.5KE6.8A	59		1N4370A	166	1N4741A	216
1.5KE13CA	74	1.5KE6.8CA	74		1N4371A	166	1N4742A	216
1.5KE150A	59	1.5KE62A	59		1N4372A	166	1N4743A	216
1.5KE150CA	74	1.5KE62CA	74		1N4678	199	1N4744A	216
1.5KE15A	59	1.5KE68A	59		1N4679	199	1N4745A	216
1.5KE15CA	74	1.5KE68CA	74		1N4680	199	1N4746A	217
1.5KE160A	59	1.5KE7.5A	59		1N4681	199	1N4747A	217
1.5KE160CA	74	1.5KE7.5CA	74		1N4682	199	1N4748A	217
1.5KE16A	59	1.5KE75A	59		1N4683	199	1N4749A	217
1.5KE16CA	74	1.5KE75CA	74		1N4684	199	1N4750A	217
1.5KE170A	59	1.5KE8.2A	59		1N4685	199	1N4751A	217
1.5KE170CA	74	1.5KE8.2CA	74		1N4686	199	1N4752A	217
1.5KE180A	59	1.5KE82A	59		1N4687	199	1N4753A	217
1.5KE180CA	74	1.5KE82CA	74		1N4688	199	1N4754A	217
1.5KE18A	59	1.5KE9.1A	59		1N4689	199	1N4755A	217
1.5KE18CA	74	1.5KE9.1CA	74		1N4690	199	1N4756A	217
1.5KE200A	59	1.5KE91A	59		1N4691	199	1N4757A	217
1.5KE200CA	74	1.5KE91CA	74		1N4692	199	1N4758A	217
1.5KE20A	59	1.5SMC10AT3	135		1N4693	199	1N4759A	217
1.5KE20CA	74	1.5SMC11AT3	135		1N4694	199	1N4760A	217
1.5KE220A	59	1.5SMC12AT3	135		1N4695	199	1N4761A	217
1.5KE220CA	74	1.5SMC13AT3	135		1N4696	199	1N4762A	217
1.5KE22A	59	1.5SMC15AT3	135		1N4697	199	1N4763A	217
1.5KE22CA	74	1.5SMC16AT3	135		1N4698	199	1N5221B	207
1.5KE24A	59	1.5SMC18AT3	135		1N4699	199	1N5222B	207
1.5KE24CA	74	1.5SMC20AT3	135		1N4700	199	1N5223B	207
1.5KE250A	59	1.5SMC22AT3	135		1N4701	199	1N5224B	207
1.5KE250CA	74	1.5SMC24AT3	135		1N4702	199	1N5225B	207
1.5KE27A	59	1.5SMC27AT3	135		1N4703	199	1N5226B	207
1.5KE27CA	74	1.5SMC30AT3	135		1N4704	199	1N5227B	207
1.5KE30A	59	1.5SMC33AT3	135		1N4705	199	1N5228B	207
1.5KE30CA	74	1.5SMC36AT3	135		1N4707	199	1N5229B	207

DEVICE	PAGE	DEVICE	PAGE	DEVICE	PAGE	DEVICE	PAGE
1N5230B	207	1N5338B	248	1N5384B	249	1N5991B	182
1N5231B	207	1N5339B	248	1N5385B	249	1N5992B	182
1N5232B	207	1N5340B	248	1N5386B	249	1N5993B	182
1N5233B	207	1N5341B	248	1N5387B	249	1N5994B	182
1N5234B	207	1N5342B	248	1N5388B	249	1N5995B	182
1N5235B	207	1N5343B	248	1N5908	78	1N5996B	182
1N5236B	208	1N5344B	248	1N5913B	230	1N5997B	182
1N5237B	208	1N5345B	248	1N5917B	230	1N5998B	182
1N5238B	208	1N5346B	248	1N5919B	230	1N5999B	182
1N5239B	208	1N5347B	248	1N5920B	230	1N6000B	182
1N5240B	208	1N5348B	248	1N5921B	230	1N6001B	182
1N5241B	208	1N5349B	248	1N5923B	230	1N6002B	182
1N5242B	208	1N5350B	248	1N5924B	230	1N6004B	182
1N5243B	208	1N5351B	248	1N5925B	230	1N6007B	182
1N5244B	208	1N5352B	248	1N5926B	230	1N6373	84
1N5245B	208	1N5353B	248	1N5927B	230	1N6374	84
1N5246B	208	1N5354B	248	1N5929B	230	1N6375	84
1N5247B	208	1N5355B	248	1N5930B	230	1N6376	84
1N5248B	208	1N5356B	248	1N5931B	230	1N6377	84
1N5249B	208	1N5357B	248	1N5932B	230	1N6378	84
1N5250B	208	1N5358B	248	1N5933B	230	1N6379	84
1N5251B	208	1N5359B	248	1N5934B	230	1N6380	84
1N5252B	208	1N5360B	248	1N5935B	230	1N6381	84
1N5253B	208	1N5361B	248	1N5936B	230	1N6382	89
1N5254B	208	1N5362B	248	1N5937B	230	1N6383	89
1N5255B	208	1N5363B	249	1N5938B	230	1N6384	89
1N5256B	208	1N5364B	249	1N5940B	230	1N6385	89
1N5257B	208	1N5365B	249	1N5941B	230	1N6386	89
1N5258B	208	1N5366B	249	1N5942B	230	1N6387	89
1N5259B	208	1N5367B	249	1N5943B	230	1N6388	89
1N5260B	208	1N5368B	249	1N5944B	230	1N6389	89
1N5261B	208	1N5369B	249	1N5945B	230	1N746A	166
1N5262B	208	1N5370B	249	1N5946B	230	1N747A	166
1N5263B	208	1N5371B	249	1N5947B	230	1N748A	166
1N5264B	208	1N5372B	249	1N5948B	230	1N749A	166
1N5265B	208	1N5373B	249	1N5950B	230	1N750A	166
1N5266B	208	1N5374B	249	1N5951B	230	1N751A	166
1N5267B	208	1N5375B	249	1N5952B	230	1N752A	166
1N5268B	208	1N5376B	249	1N5953B	230	1N753A	166
1N5269B	208	1N5377B	249	1N5954B	230	1N754A	166
1N5270B	208	1N5378B	249	1N5955B	230	1N755A	166
1N5333B	248	1N5379B	249	1N5956B	230	1N756A	166
1N5334B	248	1N5380B	249	1N5985B	182	1N757A	166
1N5335B	248	1N5381B	249	1N5987B	182	1N758A	166
1N5336B	248	1N5382B	249	1N5988B	182	1N759A	166
1N5337B	248	1N5383B	249	1N5990B	182	1N957B	174

DEVICE	PAGE	DEVICE	PAGE	DEVICE	PAGE	DEVICE	PAGE
1N958B	174	1PMT5933BT3	284	1SMA45CAT3	103	1SMA60CAT3	103
1N959B	174	1PMT5934BT3	284	1SMA48AT3	100	1SMA64AT3	100
1N960B	174	1PMT5935BT3	284	1SMA48CAT3	103	1SMA64CAT3	103
1N961B	174	1PMT5936BT3	284	1SMA5.0AT3	100	1SMA7.0AT3	100
1N962B	174	1PMT5939BT3	284	1SMA51AT3	100	1SMA7.5AT3	100
1N963B	174	1PMT7.0AT3	284	1SMA51CAT3	103	1SMA70AT3	100
1N964B	174	1PMT59BT3	95	1SMA54AT3	100	1SMA70CAT3	103
1N965B	174	1SMA10AT3	100	1SMA54CAT3	103	1SMA75AT3	100
1N966B	174	1SMA10CAT3	103	1SMA58AT3	100	1SMA75CAT3	103
1N967B	174	1SMA11AT3	100	1SMA58CAT3	103	1SMA78AT3	100
1N968B	174	1SMA11CAT3	103	1SMA5913BT3	289	1SMA78CAT3	103
1N969B	174	1SMA12AT3	100	1SMA5914BT3	289	1SMA8.0AT3	100
1N970B	174	1SMA12CAT3	103	1SMA5915BT3	289	1SMA8.5AT3	100
1N971B	174	1SMA13AT3	100	1SMA5916BT3	289	1SMA9.0AT3	100
1N972B	174	1SMA13CAT3	103	1SMA5917BT3	289	1SMB100AT3	107
1N973B	174	1SMA14AT3	100	1SMA5918BT3	289	1SMB10AT3	107
1N974B	174	1SMA14CAT3	103	1SMA5919BT3	289	1SMB10CAT3	118
1N975B	174	1SMA15AT3	100	1SMA5920BT3	289	1SMB110AT3	107
1N978B	174	1SMA15CAT3	103	1SMA5921BT3	289	1SMB11AT3	107
1N979B	174	1SMA16AT3	100	1SMA5922BT3	289	1SMB11CAT3	118
1N982B	174	1SMA16CAT3	103	1SMA5923BT3	289	1SMB120AT3	107
1PMT12AT3	95	1SMA17AT3	100	1SMA5924BT3	289	1SMB12AT3	107
1PMT16AT3	95	1SMA17CAT3	103	1SMA5925BT3	289	1SMB12CAT3	118
1PMT18AT3	95	1SMA18AT3	100	1SMA5926BT3	289	1SMB130AT3	107
1PMT22AT3	95	1SMA18CAT3	103	1SMA5927BT3	289	1SMB13AT3 1SMB13CAT3	107
1PMT24AT3	95	1SMA20AT3	100	1SMA5928BT3	289		118
1PMT26AT3 1PMT28AT3	95 95	1SMA20CAT3 1SMA22AT3	103	1SMA5929BT3 1SMA5930BT3	289 289	1SMB14AT3 1SMB14CAT3	107 118
1PMT30AT3	95	1SMA22CAT3	100 103	1SMA5930BT3	289	1SMB150AT3	107
1PMT33AT3	95	1SMA24AT3	100	1SMA5932BT3	289	1SMB15AT3	107
1PMT36AT3	95	1SMA24CAT3	103	1SMA5933BT3	289	1SMB15CAT3	118
1PMT40AT3	95	1SMA26AT3	100	1SMA5934BT3	289	1SMB160AT3	107
1PMT48AT3	95	1SMA26CAT3	103	1SMA5935BT3	289	1SMB16AT3	107
1PMT5.0AT3	95	1SMA28AT3	100	1SMA5936BT3	289	1SMB16CAT3	118
1PMT51AT3	95	1SMA28CAT3	103	1SMA5937BT3	289	1SMB170AT3	107
1PMT58AT3	95	1SMA30AT3	100	1SMA5938BT3	289	1SMB17AT3	107
1PMT5920BT3	284	1SMA30CAT3	103	1SMA5939BT3	289	1SMB17CAT3	118
1PMT5219BT3	284	1SMA33AT3	100	1SMA5940BT3	289	1SMB18AT3	107
1PMT5922BT3	284	1SMA33CAT3	103	1SMA5941BT3	289	1SMB18CAT3	118
1PMT5923BT3	284	1SMA36AT3	100	1SMA5942BT3	289	1SMB20AT3	107
1PMT5924BT3	284	1SMA36CAT3	103	1SMA5943BT3	289	1SMB20CAT3	118
1PMT5925BT3	284	1SMA40AT3	100	1SMA5944BT3	289	1SMB22AT3	107
1PMT5927BT3	284	1SMA40CAT3	103	1SMA5945BT3	289	1SMB22CAT3	118
1PMT5929BT3	284	1SMA43AT3	100	1SMA6.0AT3	100	1SMB24AT3	107
1PMT5930BT3	284	1SMA43CAT3	103	1SMA6.5AT3	100	1SMB24CAT3	118
1PMT5931BT3	284	1SMA45AT3	100	1SMA60AT3	100	1SMB26AT3	107
		<u> </u>		1 L			

DEVICE	PAGE	DEVICE	PAGE	DEVICE	PAGE	DEVICE	PAGE
1SMB26CAT3	118	1SMB5935BT3	294	1SMC15AT3	129	BZX79C10RL	190
1SMB28AT3	107	1SMB5936BT3	294	1SMC16AT3	129	BZX79C12RL	190
1SMB28CAT3	118	1SMB5937BT3	294	1SMC17AT3	129	BZX79C15RL	190
1SMB30AT3	107	1SMB5938BT3	294	1SMC18AT3	129	BZX79C16RL	190
1SMB30CAT3	118	1SMB5939BT3	294	1SMC20AT3	129	BZX79C18RL	190
1SMB33AT3	107	1SMB5940BT3	294	1SMC22AT3	129	BZX79C22RL	190
1SMB33CAT3	118	1SMB5941BT3	294	1SMC24AT3	129	BZX79C24RL	190
1SMB36AT3	107	1SMB5942BT3	294	1SMC26AT3	129	BZX79C27RL	190
1SMB36CAT3	118	1SMB5943BT3	294	1SMC28AT3	129	BZX79C2V4RL	190
1SMB40AT3	107	1SMB5944BT3	294	1SMC30AT3	129	BZX79C2V7RL	190
1SMB40CAT3	118	1SMB5945BT3	294	1SMC33AT3	129	BZX79C30RL	190
1SMB43AT3	107	1SMB5946BT3	294	1SMC36AT3	129	BZX79C33RL	190
1SMB43CAT3	118	1SMB5947BT3	294	1SMC40AT3	129	BZX79C3V0RL	190
1SMB45AT3	107	1SMB5948BT3	294	1SMC43AT3	129	BZX79C3V3RL	190
1SMB45CAT3	118	1SMB5949BT3	294	1SMC45AT3	129	BZX79C3V6RL	190
1SMB48AT3	107	1SMB5950BT3	294	1SMC48AT3	129	BZX79C3V9RL	190
1SMB48CAT3	118	1SMB5951BT3	294	1SMC5.0AT3	129	BZX79C4V7RL	190
1SMB5.0AT3	107	1SMB5952BT3	294	1SMC51AT3	129	BZX79C5V1RL	190
1SMB51AT3	107	1SMB5953BT3	294	1SMC54AT3	129	BZX79C5V6RL	190
1SMB51CAT3	118	1SMB5954BT3	294	1SMC58AT3	129	BZX79C6V2RL	190
1SMB54AT3	107	1SMB5955BT3	294	1SMC6.0AT3	129	BZX79C6V8RL	190
1SMB54CAT3	118	1SMB5956BT3	294	1SMC6.5AT3	129	BZX79C7V5RL	190
1SMB58AT3	107	1SMB6.0AT3	107	1SMC60AT3	129	BZX79C8V2RL	190
1SMB58CAT3	118	1SMB6.5AT3	107	1SMC64AT3	129	BZX84C10LT1	261
1SMB5913BT3	294	1SMB60AT3	107	1SMC7.0AT3	129	BZX84C11LT1	261
1SMB5914BT3	294	1SMB60CAT3	118	1SMC7.5AT3	129	BZX84C12LT1	261
1SMB5915BT3	294	1SMB64AT3	107	1SMC70AT3	129	BZX84C13LT1	261
1SMB5916BT3	294	1SMB64CAT3	118	1SMC75AT3	129	BZX84C15LT1	261
1SMB5917BT3	294	1SMB7.0AT3	107	1SMC78AT3	129	BZX84C16LT1	261
1SMB5918BT3	294	1SMB7.5AT3	107	1SMC8.0AT3	129	BZX84C18LT1	261
1SMB5919BT3	294	1SMB70AT3	107	1SMC8.5AT3	129	BZX84C20LT1	261
1SMB5920BT3	294	1SMB70CAT3	118	1SMC9.0AT3	129	BZX84C22LT1	261
1SMB5921BT3	294	1SMB75AT3	107	3EZ10D5	236	BZX84C24LT1	261
1SMB5922BT3	294	1SMB75CAT3	118	3EZ13D5	236	BZX84C27LT1	261
1SMB5923BT3	294	1SMB78AT3	107	3EZ15D5	236	BZX84C2V4LT1	261
1SMB5924BT3	294	1SMB78CAT3	118	3EZ16D5	236	BZX84C2V7LT1	261
1SMB5925BT3	294	1SMB8.0AT3	107	3EZ18D5	236	BZX84C30LT1	261
1SMB5926BT3	294	1SMB8.5AT3	107	3EZ220D5	236	BZX84C33LT1	261
1SMB5927BT3	294	1SMB85AT3	107	3EZ240D5	236	BZX84C36LT1	261
1SMB5928BT3	294	1SMB9.0AT3	107	3EZ24D5	236	BZX84C39LT1	261
1SMB5929BT3	294	1SMB90AT3	107	3EZ330D5	236	BZX84C3V0LT1	261
1SMB5930BT3	294	1SMC10AT3	129	3EZ36D5	236	BZX84C3V3LT1	261
1SMB5931BT3	294	1SMC11AT3	129	3EZ39D5	236	BZX84C3V6LT1	261
1SMB5932BT3	294	1SMC12AT3	129	3EZ4.3D5	236	BZX84C3V9LT1	261
1SMB5933BT3	294	1SMC13AT3	129	3EZ6.2D5	236	BZX84C43LT1	261
1SMB5934BT3	294	1SMC14AT3	129	3EZ8.2D5	236	BZX84C47LT1	261

DEVICE	PAGE	DEVICE	PAGE	DEV	ICE	PAGE	DEVICE	PAGE
BZX84C4V3LT1	261	ICTE-12	84	мма	Z8V2T1	256	MMBZ5256BLT1	266
BZX84C4V7LT1	261	ICTE-12C	89	мма	3Z9V1T1	256	MMBZ5257BLT1	266
BZX84C51LT1	261	ICTE-15	84	MME	BZ10VALT1	140	MMBZ5258BLT1	266
BZX84C56LT1	261	ICTE-15C	89	MME	BZ12VALT1	140	MMBZ5259BLT1	266
BZX84C5V1LT1	261	ICTE-18	84	MME	BZ15VALT1	140	MMBZ5260BLT1	266
BZX84C5V6LT1	261	ICTE-18C	89	MME	Z15VDLT1	146	MMBZ5261BLT1	266
BZX84C62LT1	261	ICTE-22	84	MME	BZ18VALT1	140	MMBZ5262BLT1	266
BZX84C68LT1	261	ICTE-22C	89	MME	BZ20VALT1	140	MMBZ5263BLT1	266
BZX84C6V2LT1	261	ICTE-36	84	MME	BZ27VALT1	140	MMBZ5264BLT1	266
BZX84C6V8LT1	261	ICTE-36C	89	MME	Z27VCLT1	146	MMBZ5265BLT1	266
BZX84C75LT1	261	ICTE-5	84	MME	3Z33VALT1	140	MMBZ5266BLT1	266
BZX84C7V5LT1	261	MM3Z10VT1	256	MME	3Z5221BLT1	266	MMBZ5267BLT1	266
BZX84C8V2LT1	261	MM3Z11VT1	256	MME	3Z5222BLT1	266	MMBZ5268BLT1	266
BZX84C9V1LT1	261	MM3Z12VT1	256	MME	3Z5223BLT1	266	MMBZ5269BLT1	266
BZX85C10RL	223	MM3Z13VT1	256	MME	3Z5224BLT1	266	MMBZ5270BLT1	266
BZX85C12RL	223	MM3Z15VT1	256	MME	3Z5225BLT1	266	MMBZ5V6ALT1	140
BZX85C13RL	223	MM3Z16VT1	256	MME	3Z5226BLT1	266	MMBZ6V2ALT1	140
BZX85C15RL	223	MM3Z18VT1	256	MME	3Z5227BLT1	266	MMBZ6V8ALT1	140
BZX85C16RL	223	MM3Z20VT1	256	MME	3Z5228BLT1	266	MMBZ9V1ALT1	140
BZX85C18RL	223	MM3Z22VT1	256	MME	3Z5229BLT1	266	MMQA12VT1	151
BZX85C22RL	223	MM3Z24VT1	256	MME	3Z5230BLT1	266	MMQA13VT1	151
BZX85C24RL	223	MM3Z27VT1	256	MME	3Z5231BLT1	266	MMQA15VT1	151
BZX85C27RL	223	MM3Z2V4T1	256	MME	3Z5232BLT1	266	MMQA18VT1	151
BZX85C30RL	223	MM3Z2V7T1	256	MME	3Z5233BLT1	266	MMQA20VT1	151
BZX85C33RL	223	MM3Z30VT1	256	MME	3Z5234BLT1	266	MMQA21VT1	151
BZX85C36RL	223	MM3Z33VT1	256	MME	3Z5235BLT1	266	MMQA22VT1	151
BZX85C3V3RL	223	MM3Z36VT1	256	MME	3Z5236BLT1	266	MMQA24VT1	151
BZX85C3V6RL	223	MM3Z39VT1	256	MME	3Z5237BLT1	266	MMQA27VT1	151
BZX85C3V9RL	223	MM3Z3V0T1	256	MME	3Z5238BLT1	266	MMQA30VT1	151
BZX85C43RL	223	MM3Z3V3T1	256	MME	3Z5239BLT1	266	MMQA33VT1	151
BZX85C47RL	223	MM3Z3V6T1	256	MME	3Z5240BLT1	266	MMQA5V6T1	151
BZX85C4V3RL	223	MM3Z3V9T1	256	MME	3Z5241BLT1	266	MMQA6V2T1	151
BZX85C4V7RL	223	MM3Z43VT1	256	MME	3Z5242BLT1	266	MMQA6V8T1	151
BZX85C5V1RL	223	MM3Z47VT1	256	MME	3Z5243BLT1	266	MMSZ10T1	280
BZX85C5V6RL	223	MM3Z4V3T1	256	MME	3Z5244BLT1	266	MMSZ11T1	280
BZX85C62RL	223	MM3Z4V7T1	256	MME	3Z5245BLT1	266	MMSZ12T1	280
BZX85C6V2RL	223	MM3Z51VT1	256	MME	3Z5246BLT1	266	MMSZ13T1	280
BZX85C6V8RL	223	MM3Z56VT1	256	MME	3Z5247BLT1	266	MMSZ15T1	280
BZX85C75RL	223	MM3Z5V1T1	256		3Z5248BLT1	266	MMSZ16T1	280
BZX85C7V5RL	223	MM3Z5V6T1	256		3Z5249BLT1	266	MMSZ18T1	280
BZX85C82RL	223	MM3Z62VT1	256		3Z5250BLT1	266	MMSZ20T1	280
BZX85C8V2RL	223	MM3Z68VT1	256		3Z5251BLT1	266	MMSZ22T1	280
BZX85C9V1RL	223	MM3Z6V2T1	256		3Z5252BLT1	266	MMSZ24T1	280
DF6A6.8FUT1	158	MM3Z6V8T1	256		3Z5253BLT1	266	MMSZ27T1	280
ICTE-10	84	MM3Z75VT1	256		3Z5254BLT1	266	MMSZ2V4T1	280
ICTE-10C	89	MM3Z7V5T1	256	MME	3Z5255BLT1	266	MMSZ2V7T1	280

DEVICE	PAGE	DEVICE	PAGE		DEVICE	PAGE	DEVICE	PAGE
MMSZ30T1	280	MMSZ4715T1	276	N	MMSZ5261BT1	271	P6KE12A	47
MMSZ33T1	280	MMSZ4716T1	276	N	MMSZ5262BT1	271	P6KE12CA	53
MMSZ36T1	280	MMSZ4717T1	276	N	MMSZ5263BT1	271	P6KE130A	47
MMSZ39T1	280	MMSZ4V3T1	280	N	MMSZ5264BT1	271	P6KE130CA	53
MMSZ3V0T1	280	MMSZ4V7T1	280	N	MMSZ5265BT1	271	P6KE13A	47
MMSZ3V3T1	280	MMSZ51T1	280	N	MMSZ5266BT1	271	P6KE13CA	53
MMSZ3V6T1	280	MMSZ5221BT1	271	N	MMSZ5267BT1	271	P6KE150A	47
MMSZ3V9T1	280	MMSZ5222BT1	271	N	MMSZ5268BT1	271	P6KE150CA	53
MMSZ43T1	280	MMSZ5223BT1	271	N	MMSZ5269BT1	271	P6KE15A	47
MMSZ4678T1	276	MMSZ5224BT1	271	N	MMSZ5270BT1	271	P6KE15CA	53
MMSZ4679T1	276	MMSZ5225BT1	271	N	MMSZ5272BT1	271	P6KE160A	47
MMSZ4680T1	276	MMSZ5226BT1	271	N	MMSZ56T1	280	P6KE160CA	53
MMSZ4681T1	276	MMSZ5227BT1	271	N	MMSZ5V1T1	280	P6KE16A	47
MMSZ4682T1	276	MMSZ5228BT1	271	N	MMSZ5V6T1	280	P6KE16CA	53
MMSZ4683T1	276	MMSZ5229BT1	271	N	MMSZ6V2T1	280	P6KE170A	47
MMSZ4684T1	276	MMSZ5230BT1	271	N	MMSZ6V8T1	280	P6KE170CA	53
MMSZ4685T1	276	MMSZ5231BT1	271	N	MMSZ7V5T1	280	P6KE180A	47
MMSZ4686T1	276	MMSZ5232BT1	271	N	MMSZ8V2T1	280	P6KE180CA	53
MMSZ4687T1	276	MMSZ5233BT1	271	N	MMSZ9V1T1	280	P6KE18A	47
MMSZ4688T1	276	MMSZ5234BT1	271	N	MSQA6V1W5T2	155	P6KE18CA	53
MMSZ4689T1	276	MMSZ5235BT1	271	N	MZP4729A	242	P6KE200A	47
MMSZ4690T1	276	MMSZ5236BT1	271	N	MZP4734A	242	P6KE200CA	53
MMSZ4691T1	276	MMSZ5237BT1	271	N	//ZP4735A	242	P6KE20A	47
MMSZ4692T1	276	MMSZ5238BT1	271	N	//ZP4736A	242	P6KE20CA	53
MMSZ4693T1	276	MMSZ5239BT1	271	N	ИZP4737A	242	P6KE22A	47
MMSZ4694T1	276	MMSZ5240BT1	271		MZP4738A	242	P6KE22CA	53
MMSZ4695T1	276	MMSZ5241BT1	271		//ZP4740A	242	P6KE24A	47
MMSZ4696T1	276	MMSZ5242BT1	271		MZP4741A	242	P6KE24CA	53
MMSZ4697T1	276	MMSZ5243BT1	271		ИZP4744A	242	P6KE27A	47
MMSZ4698T1	276	MMSZ5244BT1	271		MZP4745A	242	P6KE27CA	53
MMSZ4699T1	276	MMSZ5245BT1	271		MZP4746A	242	P6KE30A	47
MMSZ4700T1	276	MMSZ5246BT1	271		MZP4749A	242	P6KE30CA	53
MMSZ4701T1	276	MMSZ5247BT1	271		MZP4750A	242	P6KE33A	47
MMSZ4702T1	276	MMSZ5248BT1	271		MZP4751A	242	P6KE33CA	53
MMSZ4703T1	276	MMSZ5249BT1	271		MZP4752A	242	P6KE36A	47
MMSZ4704T1	276	MMSZ5250BT1	271		MZP4753A	242	P6KE36CA	53
MMSZ4705T1	276	MMSZ5251BT1	271		P6KE100A	47	P6KE39A	47
MMSZ4706T1	276	MMSZ5252BT1	271		P6KE100CA	53	P6KE39CA	53
MMSZ4707T1	276	MMSZ5253BT1	271		P6KE10A	47	P6KE43A	47
MMSZ4708T1	276	MMSZ5254BT1	271		P6KE10CA	53	P6KE43CA	53
MMSZ4709T1	276	MMSZ5255BT1	271		P6KE110A	47 53	P6KE47A	47 53
MMSZ4710T1	276	MMSZ5256BT1	271		P6KE110CA	53	P6KE47CA	53
MMSZ4711T1	276	MMSZ5257BT1	271		P6KE11A	47 53	P6KE51A	47 53
MMSZ4712T1	276	MMSZ5258BT1	271		P6KE11CA	53	P6KE51CA	53 47
MMSZ4713T1	276	MMSZ5259BT1	271		P6KE120A	47 53	P6KE56CA	47 53
MMSZ4714T1	276	MMSZ5260BT1	271	<u> </u>	P6KE120CA	53	P6KE56CA	53

DEVICE	PAGE	DEVICE	PAGE	DEVICE
P6KE6.8A	47	P6SMB22AT3	113	SA110CA
P6KE6.8CA	53	P6SMB22CAT3	123	SA11A
P6KE62A	47	P6SMB24AT3	113	SA11CA
P6KE62CA	53	P6SMB24CAT3	123	SA120A
P6KE68A	47	P6SMB27AT3	113	SA120CA
P6KE68CA	53	P6SMB27CAT3	123	SA12A
P6KE7.5A	47	P6SMB30AT3	113	SA12CA
P6KE7.5CA	53	P6SMB30CAT3	123	SA130A
P6KE75A	47	P6SMB33AT3	113	SA130CA
P6KE75CA	53	P6SMB33CAT3	123	SA13A
P6KE8.2A	47	P6SMB36AT3	113	SA13CA
P6KE8.2CA	53	P6SMB36CAT3	123	SA14A
P6KE82A	47	P6SMB39AT3	113	SA14CA
P6KE82CA	53	P6SMB39CAT3	123	SA150A
P6KE9.1A	47	P6SMB43AT3	113	SA150CA
P6KE9.1CA	53	P6SMB43CAT3	123	SA15A
P6KE91A	47	P6SMB47AT3	113	SA15CA
P6KE91CA	53	P6SMB47CAT3	123	SA160A
P6SMB100AT3	113	P6SMB51AT3	113	SA160CA
P6SMB10AT3	113	P6SMB51CAT3	123	SA16A
P6SMB110AT3	113	P6SMB56AT3	113	SA16CA
P6SMB11AT3	113	P6SMB56CAT3	123	SA170A
P6SMB11CAT3	123	P6SMB6.8AT3	113	SA170CA
P6SMB120AT3	113	P6SMB62AT3	113	SA17A
P6SMB12AT3	113	P6SMB62CAT3	123	SA17CA
P6SMB12CAT3	123	P6SMB68AT3	113	SA18A
P6SMB130AT3	113	P6SMB68CAT3	123	SA18CA
P6SMB13AT3	113	P6SMB7.5AT3	113	SA20A
P6SMB13CAT3	123	P6SMB75AT3	113	SA20CA
P6SMB150AT3	113	P6SMB75CAT3	123	SA22A
P6SMB15AT3	113	P6SMB8.2AT3	113	SA22CA
P6SMB15CAT3	123	P6SMB82AT3	113	SA24A
P6SMB160AT3	113	P6SMB82CAT3	123	SA24CA
P6SMB16AT3	113	P6SMB9.1AT3	113	SA26A
P6SMB16CAT3	123	P6SMB91AT3	113	SA26CA
P6SMB170AT3	113	P6SMB91CAT3	123	SA28A
P6SMB180AT3	113	SA100A	65	SA28CA
P6SMB18AT3	113	SA100CA	70	SA30A
P6SMB18CAT3	123	SA10A	65	SA30CA
P6SMB200AT3	113	SA10CA	69	SA33A
P6SMB20AT3	113	SA110A	65	SA33CA
P6SMB20CAT3	123	1	1	<u> </u>

EVICE	PAGE	DEVICE	PAGE
A110CA	70	SA36A	65
A11A	65	SA36CA	69
A11CA	69	SA40A	65
A120A	65	SA40CA	69
A120CA	70	SA43A	65
A12A	65	SA43CA	69
A12CA	69	SA45A	65
A130A	65	SA45CA	69
A130CA	70	SA48A	65
A13A	65	SA48CA	69
A13CA	69	SA5.0A	65
A14A	65	SA5.0CA	69
A14CA	69	SA51A	65
A150A	65	SA51CA	69
A150CA	70	SA58A	65
A15A	65	SA58CA	69
A15CA	69	SA6.0A	65
A160A	65	SA6.0CA	69
A160CA	70	SA60A	65
A16A	65	SA60CA	69
A16CA	69	SA64A	65
A170A	65	SA64CA	70
A170CA	70	SA7.0A	65
A17A	65	SA7.0CA	69
A17CA	69	SA7.5A	65
A18A	65	SA7.5CA	69
A18CA	69	SA70A	65
A20A	65	SA70CA	70
A20CA	69	SA78A	65
A22A	65	SA78CA	70
A22CA	69	SA8.0A	65
A24A	65	SA8.0CA	69
A24CA	69	SA8.5A	65
A26A	65	SA8.5CA	69
A26CA	69	SA85CA	70
A28A	65	SA9.0A	65
A28CA	69	SA9.0CA	69
A30A	65	SA90A	65
A30CA	69	SA90CA	70
A33A	65	SMS05T1	160
A33CA	69	SMS05T3	160

CHAPTER 2 Selector Guide for Transient Voltage Suppressors and Zener Diodes

ON Semiconductor's standard TVS (Transient Voltage Suppressors) and Zener diodes comprise the largest inventoried line in the industry. Continuous development of improved manufacturing techniques have resulted in computerized diffusion and test, as well as critical process controls learned from surface—sensitive MOS fabrication. The resulting higher yields have lowered the factory costs. Check the following features for application to your specific requirements:

- Wide selection of package materials and styles:
 - Plastic (Surmetic) for low cost, mechanical ruggedness
 - Glass for high reliability, low cost
 - Surface Mount packages for state of the art designs
- Steady State Power Dissipation from 0.25 to 5.0 Watts
- Breakdown voltages from 1.8 to 400 Volts in approximately 10% steps
- Transient Voltage Suppression Protection from 24 to 1500 Watts with Working Peak Reverse Voltage from 5.0 to 214 Volts
- ESD protection devices
- Special selection of electrical characteristics available at low cost due to high-volume lines (check your ON Semiconductor sales representative for special quotations)
- UL Recognition on many TVS device types
- Tape and Reel options available on all axial leaded and surface mount types
- Many TVS are offered as bidirectional (clipper devices)
- Standard Zener tolerance is \pm 5.0%

	Pa	age
Zener Diodes		15
Axial Leaded		15
Surface Mount		17
TVS (Transient Voltage Suppressors)		21
Axial Leaded		21
500 Watt		21
600 Watt		23
1500 Watt		25
Surface Mount Packages		28
175 Watt (Powermite)		28
400 Watt (SMA)		29
600 Watt (SMB)		31
1500 Watt (SMC)		36
Multiple Device Packages		38
Duals (Typical)		38
Quads (Typical)		40

Zener Diodes — Regulation in Axial Leads

Table 1. Axial Leaded — 3, 5 Watt

Nominal Zener Breakdown	3 Wa	tt	5 Watt
Voltage	Cathode = Po	larity Band	Cathode =Polarity Band
Volts	Surmeti Case 59	Plastic Surmetic 30 Case 59-03 (DO-41)	
1.8			
2.0 2.2			
2.2			
2.5			
2.7			
2.8			
3.0			
3.3	M7D47004	1N5913B	1N5333B
3.6	MZP4729A	1N5914B	1N5334B
3.9	MZP4730A	1N5915B	1N5335B
4.3	MZP4731A	1N5916B	1N5336B
4.7	MZP4732A	1N5917B <i>1N5918B</i>	1N5337B
5.1 5.6	MZP4733A MZP4734A	1N5918B 1N5919B	1N5338B 1N5339B
6.0			1N5340B
6.2	MZP4735A	1N5920B	1N5341B
6.8	MZP4736A	1N5921B	1N5342B
7.5	MZP4737A	1N5922B	1N5343B
8.2	MZP4738A	1N5923B	1N5344B
8.7			1N5345B
9.1	MZP4739A	1N5924B	1N5346B
10	MZP4740A	1N5925B	1N5347B
11 12	MZP4741A	1N5926B 1N5927B	1N5348B 1N5349B
	M7D4740 A		
13 14	MZP4743A	1N5928B	1N5350B
15	MZP4744A	1N5929B	1N5351B 1N5352B
16	MZP4745A	1N5930B	1N5352B 1N5353B
17			1N5354B
18	MZP4746A	1N5931B	1N5355B
19			1N5356B
20	MZP4747A	1N5932B	1N5357B
22	MZP4748A	1N5933B	1N5358B
24	MZP4749A	1N5934B	1N5359B

Devices listed in **bold**, *italic* are ON Semiconductor preferred devices.

Zener Diodes — Regulation in Axial Leads (continued)

Table 1. Axial Leaded — 3, 5 Watt (continued)

Nominal Zener	3 Wa	att	5 Watt	
Breakdown Voltage	Cathode = Po	Cathode = Polarity Band		
Volts	// Surmeti Case 59	Plastic Surmetic 30 Case 59-03 (DO-41)		
25 27 28 30	MZP4750A MZP4751A	1N5935B 1 N5936B	1N5360B 1N5361B 1N5362B 1N5363B	
33		1N5937B	1N5364B	
36 39 43 47 51		1N5938B 1N5939B 1N5940B 1N5941B 1N5942B	1N5365B 1N5366B 1N5367B 1N5368B 1N5369B	
56 60 62 68 75		1N5943B 1N5944B 1N5945B 1N5946B	1N5370B 1N5371B 1N5372B 1N5373B 1N5374B	
82 87 91 100 110		1N5947B 1N5948B 1N5949B 1N5950B	1N5375B 1N5376B 1N5377B 1N5378B 1N5379B	
120 130 140 150 160		1N5951B 1N5952B 1N5953B 1N5954B	1N5380B 1N5381B 1N5382B 1N5383B 1N5384B	
170 180 190 200 220	1M180ZS5 1M200ZS5	1 N5955B 1N5956B	1N5385B 1N5386B 1N5387B 1N5388B	
240 270 300 330 360				
400				

Zener Diodes — Regulation in Surface Mount

Table 2. Surface Mount Packages — .2, .225, .5 Watt

Nominal	200 mW	ckages — .2, .225 225	mW		500 mW		
Zener Break–down Voltage							
	SOD-323	so	T-23		SOD-123		
Volts		Anode	Cathode No Connection				
	Case 477 Style 1	Plastic Case 31 TO-236 <i>A</i>	18	Plastic Case 425, Style 1			
1.8					MMSZ4678T1		
2.0 2.2					MMSZ4679T1 MMSZ4680T1		
2.4 2.5	MM3Z2V4T1	BZX84C2V4LT1	MMBZ5221BLT1 MMBZ5222BLT1	MMSZ2V4T1	MMSZ4681T1	MMSZ5221BT1 MMSZ5222BT1	
2.7 2.8	MM3Z2V7T1	BZX84C2V7LT1	MMBZ5223BLT1 MMBZ5224BLT1	MMSZ2V7T1	MMSZ4682T1	MMSZ5223BT1 MMSZ5224BT1	
3.0	MM3Z3V0T1	BZX84C3V0LT1	MMBZ5225BLT1	MMSZ3V0T1	MMSZ4683T1	MMSZ5225BT1	
3.3	MM3Z3V3T1	BZX84C3V3LT1	MMBZ5226BLT1	MMSZ3V3T1	MMSZ4684T1	MMSZ5226BT1	
3.6	MM3Z3V6T1	BZX84C3V6LT1	MMBZ5227BLT1	MMSZ3V6T1	MMSZ4685T1	MMSZ5227BT1	
3.9	MM3Z3V9T1	BZX84C3V9LT1	MMBZ5228BLT1	MMSZ3V9T1	MMSZ4686T1	MMSZ5228BT1	
4.3	MM3Z4V3T1	BZX84C4V3LT1	MMBZ5229BLT1	MMSZ4V3T1	MMSZ4687T1	MMSZ5229BT1	
4.7	MM3Z4V7T1	BZX84C4V7LT1	MMBZ5230BLT1	MMSZ4V7T1	MMSZ4688T1	MMSZ5230BT1	
5.1 5.6	MM3Z5V1T1 MM3Z5V6T1	BZX84C5V1LT1 BZX84C5V6LT1	MMBZ5231BLT1 MMBZ5232BLT1	MMSZ5V1T1 MMSZ5V6T1	MMSZ4689T1 MMSZ4690T1	MMSZ5231BT1 MMSZ5232BT1	
-	WIWISZSVOTT	BZX04C3V0L11		WWWSZSVOTT	1010132403011		
6.0 6.2	MM3Z6V2T1	BZX84C6V2LT1	MMBZ5233BLT1 MMBZ5234BLT1	MMSZ6V2T1	MMSZ4691T1	MMSZ5233BT1 MMSZ5234BT1	
6.8	MM3Z6V8T1	BZX84C6V8LT1	MMBZ5234BLT1	MMSZ6V2T1	MMSZ469111	MMSZ5234BT1	
7.5	MM3Z7V5T1	BZX84C7V5LT1	MMBZ5236BLT1	MMSZ7V5T1	MMSZ4693T1	MMSZ5236BT1	
8.2	MM3Z8V2T1	BZX84C8V2LT1	MMBZ5237BLT1	MMSZ8V2T1	MMSZ4694T1	MMSZ5237BT1	
8.7			MMBZ5238BLT1		MMSZ4695T1	MMSZ5238BT1	
9.1	MM3Z9V1T1	BZX84C9V1LT1	MMBZ5239BLT1	MMSZ9V1T1	MMSZ4696T1	MMSZ5239BT1	
10	MM3Z10VT1	BZX84C10LT1	MMBZ5240BLT1	MMSZ10T1	MMSZ4697T1	MMSZ5240BT1	
11	MM3Z11VT1	BZX84C11LT1	MMBZ5241BLT1	MMSZ11T1	MMSZ4698T1	MMSZ5241BT1	
12	MM3Z12VT1	BZX84C12LT1	MMBZ5242BLT1	MMSZ12T1	MMSZ4699T1	MMSZ5242BT1	
13	MM3Z13VT1	BZX84C13LT1	MMBZ5243BLT1	MMSZ13T1	MMSZ4700T1	MMSZ5243BT1	
14			MMBZ5244BLT1		MMSZ4701T1	MMSZ5244BT1	
15	MM3Z15VT1	BZX84C15LT1	MMBZ5245BLT1	MMSZ15T1	MMSZ4702T1	MMSZ5245BT1	
16 17	MM3Z16VT1	BZX84C16LT1	MMBZ5246BLT1 MMBZ5247BLT1	MMSZ16T1	MMSZ4703T1 MMSZ4704T1	MMSZ5246BT1 MMSZ5247BT1	
18 19	MM3Z18VT1	BZX84C18LT1	MMBZ5248BLT1 MMBZ5249BLT1	MMSZ18T1	MMSZ4705T1 MMSZ4706T1	MMSZ5248BT1 MMSZ5249BT1	
20	MM3Z20VT1	BZX84C20LT1	MMBZ5250BLT1	MMSZ20T1	MMSZ470011	MMSZ5250BT1	
22	MM3Z22VT1	BZX84C22LT1	MMBZ5251BLT1	MMSZ22T1	MMSZ4708T1	MMSZ5251BT1	
24	MM3Z24VT1	BZX84C24LT1	MMBZ5252BLT1	MMSZ24T1	MMSZ4709T1	MMSZ5252BT1	
25			MMBZ5253BLT1		MMSZ4710T1	MMSZ5253BT1	
27	MM3Z27VT1	BZX84C27LT1	MMBZ5254BLT1	MMSZ27T1	MMSZ4711T1	MMSZ5254BT1	
28			MMBZ5255BLT1		MMSZ4712T1	MMSZ5255BT1	
30	MM3Z30VT1	BZX84C30LT1	MMBZ5256BLT1	MMSZ30T1	MMSZ4713T1	MMSZ5256BT1	
33	MM3Z33VT1	BZX84C33LT1	MMBZ5257BLT1	MMSZ33T1	MMSZ4714T1	MMSZ5257BT1	

Zener Diodes — Regulation in Surface Mount (continued)

Table 2. Surface Mount Packages — .2, .225, .5 Watt (continued)

Nominal Zener Break-down Voltage	200 mW	225	mW	500 mW			
Voltage	SOD-323	so	T-23		SOD-123		
Volts	Case 477	Anode Plastic	Cathode No Connection	Plastic Case 425, Style 1			
	Style 1	Case 31 TO-236					
36	MM3Z36VT1	BZX84C36LT1	MMBZ5258BLT1	MMSZ36T1	MMSZ4715T1	MMSZ5258BT1	
39	MM3Z39VT1	BZX84C39LT1	MMBZ5259BLT1	MMSZ39T1	MMSZ4716T1	MMSZ5259BT1	
43	MM3Z43VT1	BZX84C43LT1	MMBZ5260BLT1	MMSZ43T1	MMSZ4717T1	MMSZ5260BT1	
47	MM3Z47VT1	BZX84C47LT1	MMBZ5261BLT1	MMSZ47T1		MMSZ5261BT1	
51	MM3Z51VT1	BZX84C51LT1	MMBZ5262BLT1	MMSZ51T1		MMSZ5262BT1	
56	MM3Z56VT1	BZX84C56LT1	MMBZ5263BLT1	MMSZ56T1		MMSZ5263BT1	
60			MMBZ5264BLT1			MMSZ5264BT1	
62	MM3Z62VT1	BZX84C62LT1	MMBZ5265BLT1	MMSZ62T1		MMSZ5265BT1	
68	MM3Z68VT1	BZX84C68LT1	MMBZ5266BLT1	MMSZ68T1		MMSZ5266BT1	
75	MM3Z75VT1	BZX84C75LT1	MMBZ5267BLT1	MMSZ75T1		MMSZ5267BT1	
82			MMBZ5268BLT1			MMSZ5268BT1	
87			MMBZ5269BLT1			MMSZ5269BT1	
91			MMBZ5270BLT1			MMSZ5270BT1	
100							
110							
120							
130							
150							
160							
180							
200							

Zener Diodes — Regulation in Surface Mount (continued)

Table 3. Surface Mount Packages — 1.5, 3 Watt

Nominal	1.5 Watt	3 Watt	3 Watt
Zener			
Break-down			
Voltage	SMA	Powermite	SMB
Volts	Plastic Case 403B Cathode = Notch	Cathode Plastic Case 457	Plastic Case 403A
1.8			
2.0			
2.2			
2.4			
2.5			
2.7			
2.8			
3.0	400445042072		401405040070
3.3 3.6	1SMA5913BT3 1SMA5914BT3		1SMB5913BT3 1SMB5914BT3
		+	
3.9	1SMA5915BT3		1SMB5915BT3
4.3 4.7	1SMA5916BT3		1SMB5916BT3
4. <i>7</i> 5.1	1SMA5917BT3 1SMA5918BT3		1SMB5917BT3 1SMB5918BT3
5.6	1SMA5919BT3		1SMB5919BT3
	10.00.100.10	+	1011120010210
6.0 6.2	1SMA5920BT3	1PMT5920BT3	1SMB5920BT3
6.8	1SMA5920BT3	1PMT5921BT3	1SMB5921BT3
7.5	1SMA5922BT3	1PMT5922BT3	1SMB5922BT3
8.2	1SMA5923BT3	1PMT5923BT3	1SMB5923BT3
8.7			
9.1	1SMA5924BT3	1PMT5924BT3	1SMB5924BT3
10	1SMA5925BT3	1PMT5925BT3	1SMB5925BT3
11	1SMA5926BT3		1SMB5926BT3
12	1SMA5927BT3	1PMT5927BT3	1SMB5927BT3
13	1SMA5928BT3		1SMB5928BT3
14		1PMT5929BT3	1SMB5929BT3
15	1SMA5929BT3		
16	1SMA5930BT3	1PMT5930BT3	1SMB5930BT3
17			
18	1SMA5931BT3	1PMT5931BT3	1SMB5931BT3
19			
20	1SMA5932BT3	4.D. 4.T. 2000.D.T.	1SMB5932BT3
22 24	1SMA5933BT3	1PMT5933BT3 1PMT5934BT3	1SMB5933BT3
	1SMA5934BT3	1710110934013	1SMB5934BT3
25	40144 500-575	4514755557	4014DE00=DE0
27	1SMA5935BT3	1PMT5935BT3	1SMB5935BT3
28 30	1SMA5936BT3	1PMT5936BT3	1SMB5936BT3
33	1SMA5936BT3	1110110900010	1SMB5937BT3


Zener Diodes — Regulation in Surface Mount (continued)

Table 3. Surface Mount Packages — 1.5, 3 Watt (continued)

Nominal Zener Break–down Voltage	1.5 Watt	3 Watt	3 Watt	
_	SMA	Powermite	SMB	
Volts	Plastic Case 403B Cathode = Notch	Cathode Plastic Case 457	Plastic Case 403A	
36	1SMA5938BT3		1SMB5938BT3	
39	1SMA5939BT3	1PMT5939BT3	1SMB5939BT3	
43	1SMA5940BT3		1SMB5940BT3	
47	1SMA5941BT3	1PMT5941BT3	1SMB5941BT3	
51	1SMA5942BT3		1SMB5942BT3	
56	1SMA5943BT3		1SMB5943BT3	
60 62 68 75	1SMA5944BT3 1SMA5945BT3		1SMB5944BT3 1SMB5945BT3 1SMB5946BT3	
82 87			1SMB5947BT3	
91 100 110			1SMB5948BT3 1SMB5949BT3 1SMB5950BT3	
120 130			1SMB5951BT3 1SMB5952BT3	
150			1SMB5953BT3	
160			1SMB5954BT3	
180			1SMB5955BT3	
200			1SMB5956BT3	

TVS — in Axial Leads

Table 4. Peak Power Dissipation, 500 Watts @ 1 ms Surge Case 59-04 — Mini Mosorb



ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted) $V_F = 3.5 \text{ V Max}$, $I_F = 35 \text{ A Pulse}$ (except bidirectional devices).

Working Peak		Brea	kdown Volta	ige	Maximum		Maximum
Reverse Voltage V _{RWM} (Volts)	Device		BR Its) Max	@ l \ Pulse (mA)	Reverse Leakage @ V _{RWM} I _R (μA)	Maximum Reverse Surge Current I _{RSM} (Amps)	Reverse Voltage @ I _{RSM} (Clamping Voltage) V _{RSM} (Volts)
5	SA5.0A	6.4	7	10	600	54.3	9.2
6	SA6.0A	6.67	7.37	10	600	48.5	10.3
6.5	SA6.5A	7.22	7.98	10	400	44.7	11.2
7	SA7.0A	7.78	8.6	10	150	41.7	12
7.5	SA7.5A	8.33	9.21	1	50	38.8	12.9
8	SA8.0A	8.89	9.83	1	25	36.7	13.6
8.5	SA8.5A	9.44	10.4	1	5	34.7	14.4
9	SA9.0A	10	11.1	1	1	32.5	15.4
10	SA10A	11.1	12.3	1	1	29.4	17
11	SA11A	12.2	13.5	1	1	27.4	18.2
12	SA12A	13.3	14.7	1	1	25.1	19.9
13	SA13A	14.4	15.9	1	1	23.2	21.5
14	SA14A	15.6	17.2	1	1	21.5	23.2
15	SA15A	16.7	18.5	1	1	20.6	24.4
16	SA16A	17.8	19.7	1	1	19.2	26
17	SA17A	18.9	20.9	1	1	18.1	27.6
18	SA18A	20	22.1	1	1	17.2	29.2
20	SA20A	22.2	24.5	1	1	15.4	32.4
22	SA22A	24.4	26.9	1	1	14.1	35.5
24	SA24A	26.7	29.5	1	1	12.8	38.9
26	SA26A	28.9	31.9	1	1	11.9	42.1
28	SA28A	31.1	34.4	1	1	11	45.4
30	SA30A	33.3	36.8	1	1	10.3	48.4
33	SA33A	36.7	40.6	1	1	9.4	53.3

For bidirectional types use CA suffix, *SA6.5CA*, *SA12CA*, *SA13CA* and *SA15CA* are ON Semiconductor preferred devices. Bi–directional devices have cathode polarity band on each end. (Consult factory for availability).


Table 4. Peak Power Dissipation, 500 Watts @ 1 ms Surge
Case 59-04 — Mini Mosorb (continued)

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted) V_F = 3.5 V Max, I_F = 35 A Pulse (except bidirectional devices).

		(exce	pt bidirection	al devices).		
Working Peak		Brea	kdown Volta	ige	Maximum		Maximum
Reverse Voltage V _{RWM} (Volts)	Device	V _I (Vo	sr Its) Max	@ l - Pulse (mA)	Reverse Leakage @ V _{RWM}	Maximum Reverse Surge Current I _{RSM}	Reverse Voltage @ I _{RSM} (Clamping Voltage)
				` ′	I_R (μΑ)	(Amps)	V _{RSM} (Volts)
36	SA36A	40	44.2	1	1	8.6	58.1
40	SA40A	44.4	49.1	1	1	7.8	64.5
43	SA43A	47.8	52.8	1	1	7.2	69.4
45	SA45A	50	55.3	1	1	6.9	72.7
48	SA48A	53.3	58.9	1	1	6.5	77.4
51	SA51A	56.7	62.7	1	1	6.1	82.4
54	SA54A	60	66.3	1	1	5.7	87.1
58	SA58A	64.4	71.2	1	1	5.3	93.6
60	SA60A	66.7	73.7	1	1	5.2	96.8
64	SA64A	71.1	78.6	1	1	4.9	103
70	SA70A	77.8	86	1	1	4.4	113
75	SA75A	83.3	92.1	1	1	4.1	121
78	SA78A	86.7	95.8	1	1	4	126
85	SA85A	94.4	104	1	1	3.6	137
90	SA90A	100	111	1	1	3.4	146
100	SA100A	111	123	1	1	3.1	162
110	SA110A	122	135	1	1	2.8	177
120	SA120A	133	147	1	1	2.5	193
130	SA130A	144	159	1	1	2.4	209
150	SA150A	167	185	1	1	2.1	243
160	SA160A	178	197	1	1	1.9	259
170	SA170A	189	209	1	1	1.8	275

For bidirectional types use CA suffix, *SA18CA* and *SA24CA* are ON Semiconductor preferred devices. Bi–directional devices have cathode polarity band on each end. (Consult factory for availability).

Table 5. Peak Power Dissipation, 600 Watts @ 1 ms Surge Case 17 — Surmetic 40



ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted) $V_F = 3.5 \text{ V Max}$, $I_F = 50 \text{ A Pulse}$ (except bidirectional devices).

Breakd Volta			Working Peak	Maximum		Maximum
V _{BR} (Volts)	@ I _T Pulse		Reverse Voltage V _{RWM}	Reverse Leakage @ ¥ _{RWM}	Maximum Reverse Surge Current I _{RSM}	Reverse Voltage @ I _{RSM} (Clamping Voltage)
Nom	(mA)	Device	(Volts)	I _R (μ A)	(Amps)	V _{RSM} (Volts)
6.8	10	P6KE6.8A	5.8	1000	57	10.5
7.5	10	P6KE7.5A	6.4	500	53	11.3
8.2	10	P6KE8.2A	7.02	200	50	12.1
9.1	1	P6KE9.1A	7.78	50	45	13.4
10	1	P6KE10A	8.55	10	41	14.5
11	1	P6KE11A	9.4	5	38	15.6
12	1	P6KE12A	10.2	5	36	16.7
13	1	P6KE13A	11.1	5	33	18.2
15	1	P6KE15A P6KE16A P6KE18A P6KE20A	12.8	5	28	21.2
16	1		13.6	5	27	22.5
18	1		15.3	5	24	25.2
20	1		17.1	5	22	27.7
22	1	P6KE22A	18.8	5	20	30.6
24	1	P6KE24A	20.5	5	18	33.2
27	1	P6KE27A	23.1	5	16	37.5
30	1	P6KE30A	25.6	5	14.4	41.4
33 36 39 43	1 1 1	P6KE33A P6KE36A P6KE39A P6KE43A	28.2 30.8 33.3 36.8	5 5 5 5	13.2 12 11.2 10.1	45.7 49.9 53.9 59.3
47	1	P6KE47A	40.2	5	9.3	64.8
51	1	P6KE51A	43.6	5	8.6	70.1
56	1	P6KE56A	47.8	5	7.8	77
62	1	P6KE62A	53	5	7.1	85
68	1	P6KE68A	58.1	5	6.5	92
75	1	P6KE75A	64.1	5	5.8	103
82	1	P6KE82A	70.1	5	5.3	113
91	1	P6KE91A	77.8	5	4.8	125
100	1	P6KE100A	85.5	5	4.4	137
110	1	P6KE110A	94	5	4	152
120	1	P6KE120A	102	5	3.6	165
130	1	P6KE130A	111	5	3.3	179


For bidirectional types use CA suffix, P6KE7.5CA and P6KE11CA are ON Semiconductor preferred devices.

Table 5. Peak Power Dissipation, 600 Watts @ 1 ms Surge Case 17 — Surmetic 40 (continued)

ELECTRIC	ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted) $V_F = 3.5 \text{ V Max}$, $I_F = 50 \text{ A Pulse}$ (except bidirectional devices).											
Breakdown Voltage			Working Peak	Maximum		Maximum						
V _{BR} (Volts)	@ I₁ Pulse		Reverse Voltage V _{RWM}	Reverse Leakage @ V _{RWM}	Maximum Reverse Surge Current I _{RSM}	Reverse Voltage @ Insm (Clamping Voltage)						
Nom	(mA)	Device	(Volts)	I _R (μA)	(Amps)	V _{RSM} (Volts)						
150	1	P6KE150A	128	5	2.9	207						
160	1	P6KE160A	136	5	2.7	219						
		1 0112 10071	.00	_								
170	1	P6KE170A	145	5	2.6	234						
	1 1			5 5	2.6 2.4	234 246						

For bidirectional types use CA suffix. Bi-directional devices have cathode polarity band on each end. (Consult factory for availability).

Table 6. Peak Power Dissipation, 1500 Watts @ 1 ms Surge Case 41A — Mosorb




ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted) $V_F = 3.5 \text{ V}$ Max, $I_F = 100 \text{ A}$ Pulse) (C suffix denotes standard back to back bidirectional versions. Test both polarities)

								Clamping	Voltage ⁽⁹⁾
Max Reverse Stand-		Breakdown Voltage Maximum		Maximum Reverse	Maximum Reverse Voltage @ I _{RSM}	Peak Pulse Current @	Peak Pulse Current @ I _{pp2} =		
Off Voltage V _{RWM} (Volts)	JEDEC Device	Device	V _{BR} Volts Min	@ Һ Pulse (mA)	Reverse Leakage @ V _{RWM} I _R (μΑ)	Surge Current I _{RSM} (Volts)	(Clamping Voltage) V _{RSM} (Volts)	I _{pp1} = 1 A V _{C1} (Volts max)	10 A V _{C2} (Volts max)
5	1N5908		6	1	300	120	8.5	7.6 @ 30 A	8 @ 60 A
5 8 8	1 N6373 1N6374 1N6382	ICTE-5/MPTE-5 ICTE-8/MPTE-8 ICTE-8C/MPTE-8C	6 9.4 9.4	1 1 1	300 25 25	160 100 100	9.4 15 15	7.1 11.3 11.4	7.5 11.5 11.6
10 10 12 12	1N6375 1N6383 1N6376 1N6384	ICTE-10/MPTE-10 ICTE-10C/MPTE-10C ICTE-12/MPTE-12 ICTE-12C/MPTE-12C	11.7 11.7 14.1 14.1	1 1 1	2 2 2 2	90 90 70 70	16.7 16.7 21.2 21.2	13.7 14.1 16.1 16.7	14.1 14.5 16.5 17.1
15 15 18 18	1N6377 1N6385 1N6378 1N6386	ICTE-15/MPTE-15 ICTE-15C/MPTE-15C ICTE-18/MPTE-18 ICTE-18C/MPTE-18C	17.6 17.6 21.2 21.2	1 1 1	2 2 2 2	60 60 50 50	25 25 30 30	20.1 20.8 24.2 24.8	20.6 21.4 25.2 25.5
22 22 36 36	1N6379 1N6387 1N6380 1N6388	ICTE-22/MPTE-22 ICTE-22C/MPTE-22C ICTE-36/MPTE-36 ICTE-36C/MPTE-36C	25.9 25.9 42.4 42.4	1 1 1	2 2 2 2	40 40 23 23	37.5 37.5 65.2 65.2	29.8 30.8 50.6 50.6	32 32 54.3 54.3
45 45	1N6381 1N6389	ICTE-45/MPTE-45 ICTE-45C/MPTE-45C	52.9 52.9	1 1	2 2	19 19	78.9 78.9	63.3 63.3	70 70

1N6382 thru 1N6389 and C suffix ICTE/MPTE device types are bidirectional. Bi–directional devices have cathode polarity band on each end. All other device types are unidirectional only. (Consult factory for availability)

Table 7. Peak Power Dissipation, 1500 Watts @ 1 ms Surge Case 41A – Mosorb



ELECTRICAL CHARACTERISTICS ($T_A = 25$ °C unless otherwise noted) $V_F = 3.5$ V Max, $I_F = 100$ A Pulse

	wn Voltage @ I Pulse (mA)	JEDEC Device	Device	Working Peak Reverse Voltage V _{RWM} (Volts)	Maximum Reverse Leakage @ V _{RWM} Ι _R (μΑ)	Maximum Reverse Surge Current I _{RSM} (Amps)	Maximum Reverse Voltage @ lssm (Clamping Voltage) Vrsm (Volts)
6.8	10	1N6267A	1.5KE6.8A	5.8	1000	143	10.5
7.5	10	1N6268A	1.5KE7.5A	6.4	500	132	11.3
8.2	10	1N6269A	1.5KE8.2A	7.02	200	124	12.1
9.1	1	1N6270A	1.5KE9.1A	7.78	50	112	13.4
10	1	1N6271A	1.5KE10A	8.55	10	103	14.5
11	1	1N6272A	1.5KE11A	9.4	5	96	15.6
12	1	1N6273A	1.5KE12A	10.2	5	90	16.7
13	1	1N6274A	1.5KE13A	11.1	5	82	18.2
15	1	1N6275A	1.5KE15A	12.8	5	71	21.2
16	1	1N6276A	1.5KE16A	13.6	5	67	22.5
18	1	1N6277A	1.5KE18A	15.3	5	59.5	25.2
20	1	1N6278A	1.5KE20A	17.1	5	54	27.7
22	1	1N6279A	1.5KE22A	18.8	5	49	30.6
24	1	1N6280A	1.5KE24A	20.5	5	45	33.2
27	1	1N6281A	1.5KE27A	23.1	5	40	37.5
30	1	1N6282A	1.5KE30A	25.6	5	36	41.4
33	1	1N6283A	1.5KE33A	28.2	5	33	45.7
36	1	1N6284A	1.5KE36A	30.8	5	30	49.9
39	1	1N6285A	1.5KE39A	33.3	5	28	53.9
43	1	1N6286A	1.5KE43A	36.8	5	25.3	59.3
47	1	1N6287A	1.5KE47A	40.2	5	23.2	64.8
51	1	1N6288A	1.5KE51A	43.6	5	21.4	70.1
56	1	1N6289A	1.5KE56A	47.8	5	19.5	77
62	1	1N6290A	1.5KE62A	53	5	17.7	85
68	1	1N6291A	1.5KE68A	58.1	5	16.3	92
75	1	1N6292A	1.5KE75A	64.1	5	14.6	103
82	1	1N6293A	1.5KE82A	70.1	5	13.3	113
91	1	1N6294A	1.5KE91A	77.8	5	12	125
100	1	1N6295A	1.5KE100A	85.5	5	11	137
110	1	1N6296A	1.5KE110A	94	5	9.9	152
120	1	1N6297A	1.5KE120A	102	5	9.1	165
130	1	1N6298A	1.5KE130A	111	5	8.4	179

For bidirectional types use CA suffix on 1.5KE series only. Bi–directional devices have cathode polarity band on each end. (Consult factory for availability) 1N6267-6303A series do not have CA option since the CA is not included in EIA Registration.

Table 7. Peak Power Dissipation, 1500 Watts @ 1 ms Surge Case 41A – Mosorb (continued)

ELECTR	ELECTRICAL CHARACTERISTICS (T _A = 25°C unless otherwise noted) V _F = 3.5 V Max, I _F = 100 A Pulse											
Breakdown Voltage				Working Peak Reverse	Maximum Reverse	Maximum Reverse Surge	Maximum Reverse Voltage @ I _{RSM} (Clamping					
Volts	@ h t	15550		Voltage	Leakage	Current	Voltage)					
Nom	Pulse (mA)	JEDEC Device	Device	V _{RWM} (Volts)	@ V _{RWM} I _R (μΑ)	I _{RSM} (Amps)	V _{RSM} (Volts)					
150	1	1N6299A	1.5KE150A	128	5	7.2	207					
160	1	1N6300A	1.5KE160A	136	5	6.8	219					
170	1	1N6301A	1.5KE170A	145	5	6.4	234					
180	1	1N6302A	1.5KE180A	154	5	6.1	246					
200	1	1N6303A	1.5KE200A	171	5	5.5	274					
220	1		1.5KE220A	185	5	4.6	328					
250	1		1.5KE250A	214	5	5	344					

For bidirectional types use CA suffix. Bi–directional devices have cathode polarity band on each end. (Consult factory for availability). 1N6267-6303A series do not have CA option since the CA is not included in EIA Registration.

TVS — in Surface Mount

Table 8. 1PMT Series Unidirectional Overvoltage Transient Suppressors, 175 Watts Peak Power @ 1 ms Surge

ELECTRICAL CHARACTERISTICS ($T_L = 30^{\circ}C$ unless otherwise noted) ($V_F = 1.25$ Volts @ 200 mA)

Davida	Montrino	V _{RWM} (V)	V _{BR} @	₽ Ⴙ (V) (N	ote 2.)	Ι _Τ	I _R @ V _{RWM}	V _C @ I _{PP}	I _{PP} (A)
Device	Marking	(Note 1.)	Min	Nom	Max	(mA)	(μΑ)	(V)	(Note 3.)
POWERMITE CASE 457–04 PLASTIC PIRSM RSM RSM RSM									
1PMT5.0AT3	MKE	5.0	6.4	6.7	7.0	10	800	9.2	19
1PMT7.0AT3	MKM	7.0	7.78	8.2	8.6	10	500	12	14.6
1PMT12AT3	MLE	12	13.3	14	14.7	1.0	5.0	19.9	8.8
1PMT16AT3	MLP	16	17.8	18.75	19.7	1.0	5.0	26	7.0
1PMT18AT3	MLT	18	20	21	22.1	1.0	5.0	29.2	6.0
1PMT22AT3	MLX	22	24.4	25.6	26.9	1.0	5.0	35.5	4.9
1PMT24AT3	MLZ	24	26.7	28.1	29.5	1.0	5.0	38.9	4.5
1PMT26AT3	MME	26	28.9	30.4	31.9	1.0	5.0	42.1	4.2
1PMT28AT3	MMG	28	31.1	32.8	34.4	1.0	5.0	45.4	3.9
1PMT30AT3	MMK	30	33.3	35.1	36.8	1.0	5.0	48.4	3.6
1PMT33AT3	MMM	33	36.7	38.7	40.6	1.0	5.0	53.3	3.3
1PMT36AT3	MMP	36	40	42.1	44.2	1.0	5.0	58.1	3.0
1PMT40AT3	MMR	40	44.4	46.8	49.1	1.0	5.0	64.5	2.7
1PMT48AT3	MMX	48	53.3	56.1	58.9	1.0	5.0	77.4	2.3
1PMT51AT3	MMZ	51	56.7	59.7	62.7	1.0	5.0	82.4	2.1
1PMT58AT3	MNG	58	64.4	67.8	71.2	1.0	5.0	93.6	1.9

^{1.} A transient suppressor is normally selected according to the Working Peak Reverse Voltage (V_{RWM}) which should be equal to or greater than the DC or continuous peak operating voltage level.

2. V_{BR} measured at pulse test current I_T at ambient temperature of 25°C.

3. 10 x 1000 μs exponential decay surge waveform.

Table 9. 1SMA Series Unidirectional Overvoltage Transient Suppressors; 400 Watts Peak Power @ 1 ms Surge

ELECTRICAL CHARACTERISTICS ($V_F = 3.5 \text{ Volts} @ I_F = 40 \text{ A for all types}$)

	Working	Breakdow	n Voltage	Maximum	Maximum	Maximum	
Device	Peak Reverse Voltage V _{RWM} (Volts)	V _{BR} Volts (Min)	I _T mA	Reverse Voltage @ I _{RSM} (Clamping Voltage) V _C (Volts)	Reverse Surge Current I _{PP} (Amps)	Reverse Leakage @ V _{RWM} Ι _R (μΑ)	Device Marking
		CASE 4	MA 403B–01 .STIC		IRSM IRSM 2 0 1 2	3 4 5 6 e → (ms)	
						ent Characterisitcs	
1SMA5.0AT3 1SMA6.0AT3 1SMA6.5AT3	5.0 6.0 6.5	6.4 6.67 7.22	10 10 10	9.2 10.3 11.2	43.5 38.8 35.7	400 400 250	QE QG QK
1SMA7.0AT3	7.0	7.78	10	12.0	33.3	250	QM
1SMA7.5AT3 1SMA8.0AT3 1SMA8.5AT3 1SMA9.0AT3	7.5 8.0 8.5 9.0	8.33 8.89 9.44 10	1 1 1 1	12.9 13.6 14.4 15.4	31.0 29.4 27.8 26.0	50 25 5.0 2.5	QP QR QT QV
1SMA10AT3 1SMA11AT3 1SMA12AT3	10 11 12	11.1 12.2 13.3	1 1 1	17.0 18.2 19.9	23.5 22.0 20.1	2.5 2.5 2.5 2.5	QX QZ RE
1SMA13AT3	13	14.4	1	21.5	18.6	2.5	RG
1SMA14AT3 1SMA15AT3 1SMA16AT3	14 15 16	15.6 16.7 17.8	1 1 1	23.2 24.4 26.0	17.2 16.4 15.4	2.5 2.5 2.5	RK RM RP
1SMA17AT3	17	18.9	1	27.6	14.5	2.5	RR
1SMA18AT3 1SMA20AT3 1SMA22AT3 1SMA24AT3	18 20 22 24	20 22.2 24.4 26.7	1 1 1 1	29.2 32.4 35.5 38.9	13.7 12.3 11.3 10.3	2.5 2.5 2.5 2.5	RT RV RX RZ
1SMA26AT3 1SMA28AT3 1SMA30AT3	26 28 30	28.9 31.1 33.3	1 1 1	42.1 45.4 48.4	9.5 8.8 8.3	2.5 2.5 2.5 2.5	SE SG SK
1SMA33AT3	33	36.7	1	53.3	7.5	2.5	SM
1SMA36AT3 1SMA40AT3 1SMA43AT3 1SMA45AT3	36 40 43 45	40 44.4 47.8 50	1 1 1 1	58.1 64.5 69.4 72.2	6.9 6.2 5.8 5.5	2.5 2.5 2.5 2.5	SP SR ST SV
1SMA48AT3 1SMA51AT3 1SMA54AT3 1SMA58AT3	48 51 54 58	53.3 56.7 60 64.4	1 1 1 1	77.4 82.4 87.1 93.6	5.2 4.9 4.6 4.8	2.5 2.5 2.5 2.5 2.5	SX SZ TE TG
1SMA60AT3 1SMA64AT3 1SMA70AT3	60 64 70	66.7 71.1 77.8	1 1 1	96.8 103.0 113.0	4.1 3.9 3.5	2.5 2.5 2.5	TK TM TP
1SMA75AT3 1SMA78AT3	75 78	83.3 86.7	1 1	121.0 126.0	3.3 3.2	2.5 2.5	TR TS

Table 10. 1SMA Series Bidirectional Zener Overvoltage Transient Suppressors; 400 Watts Peak Power @ 1 ms Surge

ELECTRICAL CHARACTERISTICS

	Working Peak	Breakdow	n Voltage	Maximum Reverse Voltage	Maximum Reverse	Maximum	
Device	Reverse Voltage V _{RWM} (Volts)	V _{BR} Volts (Min)	I _T mA	© I _{RSM} (Clamping Voltage) V _C (Volts)	Surge Cur- rent I _{PP} (Amps)	Reverse Leakage @ V _{RWM} I _R (μA)	Devce Marking
		SM CASE 40 PLAS	3B-01		Time -	3 4 5 6 → (ms) t Characterisitcs	
1SMA10CAT3	10	11.1	1	17.0	23.5	2.5	QXC
1SMA11CAT3	11	12.2	1	18.2	22.0	2.5	QZC
1SMA12CAT3	12	13.3	1	19.9	20.1	2.5	REC
1SMA13CAT3	13	14.4	1	21.5	18.6	2.5	RGC
1SMA14CAT3	14	15.6	1	23.2	17.2	2.5	RKC
1SMA15CAT3	15	16.7	1	24.4	16.4	2.5	RMC
1SMA16CAT3	16	17.8	1	26.0	15.4	2.5	RPC
1SMA17CAT3	17	18.9	1	27.6	14.5	2.5	RRC
1SMA18CAT3	18	20	1	29.2	13.7	2.5	RTC
1SMA20CAT3	20	22.2	1	32.4	12.3	2.5	RVC
1SMA22CAT3	22	24.4	1	35.5	11.3	2.5	RXC
1SMA24CAT3	24	26.7	1	38.9	10.3	2.5	RZC
1SMA26CAT3	26	28.9	1	42.1	9.5	2.5	SEC
1SMA28CAT3	28	31.1	1	45.4	8.8	2.5	SGC
1SMA30CAT3	30	33.3	1	48.4	8.3	2.5	SKC
1SMA33CAT3	33	36.7	1	53.3	7.5	2.5	SMC
1SMA36CAT3	36	40	1	58.1	6.9	2.5	SPC
1SMA40CAT3	40	44.4	1	64.5	6.2	2.5	SRC
1SMA43CAT3	43	47.8	1	69.4	5.8	2.5	STC
1SMA45CAT3	45	50	1	72.2	5.5	2.5	SVC
1SMA48CAT3	48	53.3	1	77.4	5.2	2.5	SXC
1SMA51CAT3	51	56.7	1	82.4	4.9	2.5	SZC
1SMA54CAT3	54	60	1	87.1	4.6	2.5	TEC
1SMA58CAT3	58	64.4	1	93.6	4.3	2.5	TGC
1SMA60CAT3	60	66.7	1	96.8	4.1	2.5	TKC
1SMA64CAT3	64	71.1	1	103.0	3.9	2.5	TMC
1SMA70CAT3	70	77.8	1	113.0	3.5	2.5	TPC
1SMA75CAT3	75	83.3	1	121.0	3.3	2.5	TRC
1SMA78CAT3	78	86.7	1	126.0	3.2	2.5	TSC

Table 11. 1SMB Series Unidirectional Overvoltage Transient Suppressors; 600 Watts Peak Power @ 1ms Surge

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted).

	Working	Breakdow	n Voltage	Maximum		Maximum				
	Peak Reverse Voltage		@ ተ	Clamping Voltage	Peak Pulse Current	Reverse Leakage @ V _R				
Device	V _{RWM} Volts	Volts Min	mA	V _C @ I _{pp} Volts	I _{pp} Amps	I _R μ Α	Device Marking			
			SMB CASE 403A PLASTIC	IRSM RSM						
1SMB5.0AT3 1SMB6.0AT3 1SMB6.5AT3 1SMB7.0AT3	5.0 6.0 6.5 7.0	6.40 6.67 7.22 7.78	10 10 10 10	9.2 10.3 11.2 12.0	65.2 58.3 53.6 50.0	800 800 500 200	KE KG KK KM			
1SMB7.5AT3	7.5	8.33	1.0	12.9	46.5	100	KP			
1SMB8.0AT3	8.0	8.89	1.0	13.6	44.1	50	KR			
1SMB8.5AT3	8.5	9.44	1.0	14.4	41.7	10	KT			
1SMB9.0AT3	9.0	10.0	1.0	15.4	39.0	5.0	KV			
1SMB10AT3	10	11.1	1.0	17.0	35.3	5.0	KX			
1SMB11AT3	11	12.2	1.0	18.2	33.0	5.0	KZ			
1SMB12AT3	12	13.3	1.0	19.9	30.2	5.0	LE			
1SMB13AT3	13	14.4	1.0	21.5	27.9	5.0	LG			
1SMB14AT3	14	15.6	1.0	23.2	25.8	5.0	LK			
1SMB15AT3	15	16.7	1.0	24.4	24.0	5.0	LM			
1SMB16AT3	16	17.8	1.0	26.0	23.1	5.0	LP			
1SMB17AT3	17	18.9	1.0	27.6	21.7	5.0	LR			
1SMB18AT3	18	20.0	1.0	29.2	20.5	5.0	LT			
1SMB20AT3	20	22.2	1.0	32.4	18.5	5.0	LV			
1SMB22AT3	22	24.4	1.0	35.5	16.9	5.0	<i>LX</i>			
1SMB24AT3	24	26.7	1.0	38.9	15.4	5.0	LZ			
1SMB26AT3	26	28.9	1.0	42.1	14.2	5.0	ME			
1SMB28AT3	28	31.1	1.0	45.4	13.2	5.0	MG			
1SMB30AT3	30	33.3	1.0	48.4	12.4	5.0	MK			
1SMB33AT3	33	36.7	1.0	53.3	11.3	5.0	MM			
1SMB36AT3	36	40.0	1.0	58.1	10.3	5.0	MP			
1SMB40AT3	40	44.4	1.0	64.5	9.3	5.0	MR			
1SMB43AT3	43	47.8	1.0	69.4	8.6	5.0	MT			
1SMB45AT3	45	50.0	1.0	72.7	8.3	5.0	MV			
1SMB48AT3	48	53.3	1.0	77.4	7.7	5.0	MX			
1SMB51AT3	51	56.7	1.0	82.4	7.3	5.0	MZ			
1SMB54AT3	54	60.0	1.0	87.1	6.9	5.0	NE			
1SMB58AT3	58	64.4	1.0	93.6	6.4	5.0	NG			
1SMB60AT3	60	66.7	1.0	96.8	6.2	5.0	NK			
1SMB64AT3	64	71.1	1.0	103	5.8	5.0	NM			
1SMB70AT3	70	77.8	1.0	113	5.3	5.0	NP			
1SMB75AT3	75	83.3	1.0	121	4.9	5.0	NR			
1SMB78AT3	78	86.7	1.0	126	4.7	5.0	NT			
1SMB85AT3	85	94.4	1.0	137	4.4	5.0	NV			
1SMB90AT3	90	100	1.0	146	4.1	5.0	NX			
1SMB100AT3	100	111	1.0	162	3.7	5.0	NZ			

A transient suppressor is normally selected according to the reverse Working Peak Reverse Voltage (V_{RWM}) which should be equal to or greater than the DC or continuous peak operating voltage level.

Table 11. 1SMB Series Unidirectional Overvoltage Transient Suppressors; 600 Watts Peak Power @ 1 ms Surge (continued)

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted).

Device	Working Peak Reverse Voltage V _{RWM}	V _{BR} @ l _T Volts Min mA		Maximum Clamping Voltage V _C @ I _{pp} Volts	Peak Pulse Current	Maximum Reverse Leakage @ V _R I _R	Device Marking
Device	Volts		SMB CASE 403A PLASTIC		RSM 2 0 1 2 3 Time Surge Current Cl	` '	marking
1SMB110AT3	110	122	1.0	177	3.4	5.0	PE
1SMB120AT3	120	133	1.0	193	3.1	5.0	PG
1SMB130AT3	130	144	1.0	209	2.9	5.0	PK
1SMB150AT3	150	167	1.0	243	2.5	5.0	PM
1SMB160AT3	160	178	1.0	259	2.3	5.0	PP
1SMB170AT3	170	189	1.0	275	2.2	5.0	PR

A transient suppressor is normally selected according to the reverse Working Peak Reverse Voltage (V_{RWM}) which should be equal to or greater than the DC or continuous peak operating voltage level.

Table 12. 1SMB Series Bidirectional Overvoltage Transient Suppressors; 600 Watts Peak Power @ 1ms Surge

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted).

	Working	Breakdow	n Voltage	Maximum		Maximum	
Device	Peak Reverse Voltage V _{RWM} Volts	V _{BR} Volts Min	@ mA	Clamping Voltage V _C @ l _{pp} Volts	Peak Pulse Current I _{pp} Amps	Reverse Leakage @ V _R I _R μ A	Device Marking
	SMB CASE 403A PLASTIC PRSM RSM 2 0 1 2 3 4 5 6 Time (ms) Surge Current Characterisitcs						
1SMB10CAT3	10	11.1	1.0	17.0	35.3	5.0	KXC
1SMB11CAT3	11	12.2	1.0	18.2	33.0	5.0	KZC
1SMB12CAT3	12	13.3	1.0	19.9	30.2	5.0	LEC
1SMB13CAT3	13	14.4	1.0	21.5	27.9	5.0	LGC
1SMB14CAT3	14	15.6	1.0	23.2	25.8	5.0	LKC
1SMB15CAT3	15	16.7	1.0	24.4	24.0	5.0	LMC
1SMB16CAT3	16	17.8	1.0	26.0	23.1	5.0	LPC
1SMB17CAT3	17	18.9	1.0	27.6	21.7	5.0	LRC
1SMB18CAT3	18	20.0	1.0	29.2	20.5	5.0	LTC
1SMB20CAT3	20	22.2	1.0	32.4	18.5	5.0	LVC
1SMB22CAT3	22	24.4	1.0	35.5	16.9	5.0	LXC
1SMB24CAT3	24	26.7	1.0	38.9	15.4	5.0	LZC
1SMB26CAT3	26	28.9	1.0	42.1	14.2	5.0	MEC
1SMB28CAT3	28	31.1	1.0	45.4	13.2	5.0	MGC
1SMB30CAT3	30	33.3	1.0	48.4	12.4	5.0	MKC
1SMB33CAT3	33	36.7	1.0	53.3	11.3	5.0	MMC
1SMB36CAT3	36	40.0	1.0	58.1	10.3	5.0	MPC
1SMB40CAT3	40	44.4	1.0	64.5	9.3	5.0	MRC
1SMB43CAT3	43	47.8	1.0	69.4	8.6	5.0	MTC
1SMB45CAT3	45	50.0	1.0	72.7	8.3	5.0	MVC
1SMB48CAT3	48	53.3	1.0	77.4	7.7	5.0	MXC
1SMB51CAT3	51	56.7	1.0	82.4	7.3	5.0	MZC
1SMB54CAT3	54	60.0	1.0	87.1	6.9	5.0	NEC
1SMB58CAT3	58	64.4	1.0	93.6	6.4	5.0	NGC
1SMB60CAT3	60	66.7	1.0	96.8	6.2	5.0	NKC
1SMB64CAT3	64	71.1	1.0	103	5.8	5.0	NMC
1SMB70CAT3	70	77.8	1.0	113	5.3	5.0	NPC
1SMB75CAT3	75	83.3	1.0	121	4.9	5.0	NRC
1SMB78CAT3	78	86.7	1.0	126	4.7	5.0	NTC

A transient suppressor is normally selected according to the reverse Working Peak Reverse Voltage (V_{RWM}) which should be equal to or greater than the DC or continuous peak operating voltage level.

Table 13. P6SMB Series Unidirectional Overvoltage Transient Suppressors; 600 Watts Peak Power @ 1 ms Surge

ELECTRICAL CHARACTERISTICS ($T_{\Delta} = 25^{\circ}\text{C}$ unless otherwise noted) $V_{F} = 3.5 \text{ V}$ Max, $I_{F} = 50 \text{ A}$ for all types.

	Br	eakdow V _{BR} Vo	@ կ	ge	Working Peak Reverse Voltage	Maximum Reverse Leakage @ V _{RWM}	Maximum Reverse Surge Current	Maximum Reverse Voltage @ lpp (Clamping Voltage)	Maximum Temperature Coefficient	
Device	Min	Nom	Max	mA	V _{RWM} Volts	I _R μ A	I _{PP} Amps	V _C Volts	of V _{BR} %/°C	Device Marking
			,	SMB CASE 40 PLAST			IRSM IRSM 2 0	1 2 3 4 Time — (m	,	
P6SMB6.8AT3 P6SMB7.5AT3 P6SMB8.2AT3 P6SMB9.1AT3	6.45 7.13 7.79 8.65	6.8 7.5 8.2 9.1	7.14 7.88 8.61 9.55	10 10 10	5.8 6.4 7.02 7.78	1000 500 200 50	57 53 50 45	10.5 11.3 12.1 13.4	0.057 0.061 0.065 0.068	6V8A 7V5A 8V2A 9V1A
P6SMB10AT3 P6SMB11AT3 P6SMB12AT3 P6SMB13AT3	9.5 10.5 11.4 12.4	10 11 12 13	10.5 11.6 12.6 13.7	1 1 1	8.55 9.4 10.2 11.1	10 5 5 5	41 38 36 33	14.5 15.6 16.7 18.2	0.073 0.075 0.078 0.081	10A 11A 12A 13A
P6SMB15AT3 P6SMB16AT3 P6SMB18AT3 P6SMB20AT3	14.3 15.2 17.1 19	15 16 18 20	15.8 16.8 18.9 21	1 1 1 1	12.8 13.6 15.3 17.1	5 5 5 5	28 27 24 22	21.2 22.5 25.2 27.7	0.084 0.086 0.088 0.09	15A 16A 18A 20A
P6SMB22AT3 P6SMB24AT3 P6SMB27AT3 P6SMB30AT3	20.9 22.8 25.7 28.5	22 24 27 30	23.1 25.2 28.4 31.5	1 1 1 1	18.8 20.5 23.1 25.6	5 5 5 5	20 18 16 14.4	30.6 33.2 37.5 41.4	0.092 0.094 0.096 0.097	22A 24A 27A 30A
P6SMB33AT3 P6SMB36AT3 P6SMB39AT3 P6SMB43AT3	31.4 34.2 37.1 40.9	33 36 39 43	34.7 37.8 41 45.2	1 1 1	28.2 30.8 33.3 36.8	5 5 5 5	13.2 12 11.2 10.1	45.7 49.9 53.9 59.3	0.098 0.099 0.1 0.101	33A 36A 39A 43A
P6SMB47AT3 P6SMB51AT3 P6SMB56AT3 P6SMB62AT3	44.7 48.5 53.2 58.9	47 51 56 62	49.4 53.6 58.8 65.1	1 1 1 1	40.2 43.6 47.8 53	5 5 5 5	9.3 8.6 7.8 7.1	64.8 70.1 77 85	0.101 0.102 0.103 0.104	47A 51A 56A 62A
P6SMB68AT3 P6SMB75AT3 P6SMB82AT3 P6SMB91AT3	64.6 71.3 77.9 86.5	68 75 82 91	71.4 78.8 86.1 95.5	1 1 1	58.1 64.1 70.1 77.8	5 5 5 5	6.5 5.8 5.3 4.8	92 103 113 125	0.104 0.105 0.105 0.106	68A 75A 82A 91A
P6SMB100AT3 P6SMB110AT3 P6SMB120AT3 P6SMB130AT3	95 105 114 124	100 110 120 130	105 116 126 137	1 1 1	85.5 94 102 111	5 5 5 5	4.4 4 3.6 3.3	137 152 165 179	0.106 0.107 0.107 0.107	100A 110A 120A 130A
P6SMB150AT3 P6SMB160AT3 P6SMB170AT3 P6SMB180AT3	143 152 162 171	150 160 170 180	158 168 179 189	1 1 1	128 136 145 154	5 5 5 5	2.9 2.7 2.6 2.4	207 219 234 246	0.108 0.108 0.108 0.108	150A 160A 170A 180A
P6SMB200AT3	190	200	210	1	171	5	2.2	274	0.108	200A

Table 14. P6SMB Series Bidirectional Overvoltage Transient Suppressors; 600 Watts Peak Power @ 1 ms Surge

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted) $V_F = 3.5 \text{ V Max}$, $I_F = 50 \text{ A for all types}$.

	Breakdown Voltage V _{BR} @ Է Volts			Working Peak Reverse Voltage	Maximum Reverse Leakage @ V _{RWM}	Maximum Reverse Surge Current	Maximum Reverse Voltage @ lpp (Clamping Voltage)	Maximum Temperature Coefficient	Paulos	
Device	Min	Nom	Max	mA	V _{RWM} Volts	Ι_R μ Α	I _{PP} Amps	V _C Volts	of V _{BR} %/°C	Device Marking
	SMB CASE 403A PLASTIC SMB CASE 403A Surge Current Characterisite									
P6SMB11CAT3 P6SMB12CAT3 P6SMB13CAT3	10.5 11.4 12.4	11 12 13	11.6 12.6 13.7	1 1 1	9.4 10.2 11.1	5 5 5	38 36 33	15.6 16.7 18.2	0.075 0.078 0.081	11C 12C 13C
P6SMB15CAT3 P6SMB16CAT3 P6SMB18CAT3 P6SMB20CAT3	14.3 15.2 17.1 19	15 16 18 20	15.8 16.8 18.9 21	1 1 1	12.8 13.6 15.3 17.1	5 5 5 5	28 27 24 22	21.2 22.5 25.2 27.7	0.084 0.086 0.088 0.09	15C 16C 18C 20C
P6SMB22CAT3 P6SMB24CAT3 P6SMB27CAT3 P6SMB30CAT3	20.9 22.8 25.7 28.5	22 24 27 30	23.1 25.2 28.4 31.5	1 1 1	18.8 20.5 23.1 25.6	5 5 5 5	20 18 16 14.4	30.6 33.2 37.5 41.4	0.092 0.094 0.096 0.097	22C 24C 27C 30C
P6SMB33CAT3 P6SMB36CAT3 P6SMB39CAT3 P6SMB43CAT3	31.4 34.2 37.1 40.9	33 36 39 43	34.7 37.8 41 45.2	1 1 1	28.2 30.8 33.3 36.8	5 5 5 5	13.2 12 11.2 10.1	45.7 49.9 53.9 59.3	0.098 0.099 0.1 0.101	33C 36C 39C 43C
P6SMB47CAT3 P6SMB51CAT3 P6SMB56CAT3 P6SMB62CAT3	44.7 48.5 53.2 58.9	47 51 56 62	49.4 53.6 58.8 65.1	1 1 1	40.2 43.6 47.8 53	5 5 5 5	9.3 8.6 7.8 7.1	64.8 70.1 77 85	0.101 0.102 0.103 0.104	47C 51C 56C 62C
P6SMB68CAT3 P6SMB75CAT3 P6SMB82CAT3 P6SMB91CAT3	64.6 71.3 77.9 86.5	68 75 82 91	71.4 78.8 86.1 95.5	1 1 1	58.1 64.1 70.1 77.8	5 5 5 5	6.5 5.8 5.3 4.8	92 103 113 125	0.104 0.105 0.105 0.106	68C 75C 82C 91C

TVS — in Surface Mount (continued)

Table 15. ISMC Series Unidirectional Overvoltage Transient Suppressors; 1500 Watts Peak Power @ 1 ms Surge

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted).

	Working Peak	Breakdow	n Voltage*	Maximum		Maximum	
Device	Reverse Voltage V _R Volts	V _{BR} Volts Min	@ Һ 	Clamping Voltage V _C @ l _{pp} Volts	Peak Pulse Current I _{pp} Amps	Reverse Leakage @ V _R I _R µA	Device Marking
			SMC ASE 403B PLASTIC		RSM PRSM 2 Time — Surge Current		
1SMC5.0AT3	5.0	6.40	10	9.2	163.0	1000	GDE
1SMC6.0AT3	6.0	6.67	10	10.3	145.6	1000	GDG
1SMC6.5AT3	6.5	7.22	10	11.2	133.9	500	GDK
1SMC7.0AT3	7.0	7.78	10	12.0	125.0	200	GDM
1SMC7.5AT3	7.5	8.33	1.0	12.9	116.3	100	GDP
1SMC8.0AT3	8.0	8.89	1.0	13.6	110.3	50	GDR
1SMC8.5AT3	8.5	9.44	1.0	14.4	104.2	20	GDT
1SMC9.0AT3	9.0	10.0	1.0	15.4	97.4	10	GDV
1SMC10AT3	10	11.1	1.0	17.0	88.2	5.0	GDX
1SMC11AT3	11	12.2	1.0	18.2	82.4	5.0	GDZ
1SMC12AT3	12	13.3	1.0	19.9	75.3	5.0	GEE
1SMC13AT3	13	14.4	1.0	21.5	69.7	5.0	GEG
1SMC14AT3	14	15.6	1.0	23.2	64.7	5.0	GEK
1SMC15AT3	15	16.7	1.0	24.4	61.5	5.0	GEM
1SMC16AT3	16	17.8	1.0	26.0	57.7	5.0	GEP
1SMC17AT3	17	18.9	1.0	27.6	53.3	5.0	GER
1SMC18AT3	18	20.0	1.0	29.2	51.4	5.0	GET
1SMC20AT3	20	22.2	1.0	32.4	46.3	5.0	GEV
1SMC22AT3	22	24.4	1.0	35.5	42.2	5.0	GEX
1SMC24AT3	24	26.7	1.0	38.9	38.6	5.0	GEZ
1SMC26AT3	26	28.9	1.0	42.1	35.6	5.0	GFE
1SMC28AT3	28	31.1	1.0	45.4	33.0	5.0	GFG
1SMC30AT3	30	33.3	1.0	48.4	31.0	5.0	GFK
1SMC33AT3	33	36.7	1.0	53.3	28.1	5.0	GFM
1SMC36AT3	36	40.0	1.0	58.1	25.8	5.0	GFP
1SMC40AT3	40	44.4	1.0	64.5	23.2	5.0	GFR
1SMC43AT3	43	47.8	1.0	69.4	21.6	5.0	GFT
1SMC45AT3	45	50.0	1.0	72.7	20.6	5.0	GFV
1SMC48AT3	48	53.3	1.0	77.4	19.4	5.0	GFX
1SMC51AT3	51	56.7	1.0	82.4	18.2	5.0	GFZ
1SMC54AT3	54	60.0	1.0	87.1	17.2	5.0	GGE
1SMC58AT3	58	64.4	1.0	93.6	16.0	5.0	<i>GGG</i>
1SMC60AT3	60	66.7	1.0	96.8	15.5	5.0	GGK
1SMC64AT3	64	71.1	1.0	103	14.6	5.0	GGM
1SMC70AT3	70	77.8	1.0	113	13.3	5.0	GGP
1SMC75AT3	75	83.3	1.0	121	12.4	5.0	GGR
1SMC78AT3	78	86.7	1.0	126	11.4	5.0	GGT

A transient suppressor is normally selected according to the reverse Working Peak Reverse Voltage (V_{RWM}) which should be equal to or greater than the DC or continuous peak operating voltage level.

TVS — in Surface Mount (continued)

Table 16. 1.5 SMC Series Unidirectional Overvoltage Transient Suppressors; 1500 Watts Peak Power @ 1 ms Surge

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted) $V_F = 3.5 \text{ V Max}$, $I_F = 100 \text{ A}$ for all types.

	Breakdown Voltage V _{BR} @ I _T Volts				Working Ma Peak R Reverse L Volts Voltage @			Maximum Reverse Voltage @ lpp (Clamping Voltage)	Maximum Temperature Coefficient of V _{BR}	Building
Device	Min	Nom	Max	mA	V _{RWM} Volts	Ι _R μ Α	I _{PP} Amps	V _C Volts	%/°C	Device Marking
			SM(CASE PLAS	403		RSM PRSM 2 0 1	2 3 4 Time — (ms) Current Charac			
1.5SMC6.8AT3 1.5SMC7.5AT3 1.5SMC8.2AT3 1.5SMC9.1AT3	6.45 7.13 7.79 8.65	6.8 7.5 8.2 9.1	7.14 7.88 8.61 9.55	10 10 10 1	5.8 6.4 7.02 7.78	1000 500 200 50	143 132 124 112	10.5 11.3 12.1 13.4	0.057 0.061 0.065 0.068	6V8A 7V5A 8V2A 9V1A
1.5SMC10AT3 1.5SMC11AT3 1.5SMC12AT3 1.5SMC13AT3	9.5 10.5 11.4 12.4	10 11 12 13	10.5 11.6 12.6 13.7	1 1 1	8.55 9.4 10.2 11.1	10 5 5 5	103 96 90 82	14.5 15.6 16.7 18.2	0.073 0.075 0.078 0.081	10A 11A 12A 13A
1.5SMC15AT3 1.5SMC16AT3 1.5SMC18AT3 1.5SMC20AT3	14.3 15.2 17.1 19	15 16 18 20	15.8 16.8 18.9 21	1 1 1 1	12.8 13.6 15.3 17.1	5 5 5 5	71 67 59.5 54	21.2 22.5 25.2 27.7	0.084 0.086 0.088 0.09	15A 16A 18A 20A
1.5SMC22AT3 1.5SMC24AT3 1.5SMC27AT3 1.5SMC30AT3	20.9 22.8 25.7 28.5	22 24 27 30	23.1 25.2 28.4 31.5	1 1 1	18.8 20.5 23.1 25.6	5 5 5 5	49 45 40 36	30.6 33.2 37.5 41.4	0.092 0.094 0.096 0.097	22A 24A 27A 30A
1.5SMC33AT3 1.5SMC36AT3 1.5SMC39AT3 1.5SMC43AT3	31.4 34.2 37.1 40.9	33 36 39 43	34.7 37.8 41 45.2	1 1 1 1	28.2 30.8 33.3 36.8	5 5 5 5	33 30 28 25.3	45.7 49.9 53.9 59.3	0.098 0.099 0.1 0.101	33A 36A 39A 43A
1.5SMC47AT3 1.5SMC51AT3 1.5SMC56AT3 1.5SMC62AT3	44.7 48.5 53.2 58.9	47 51 56 62	49.4 53.6 58.8 65.1	1 1 1 1	40.2 43.6 47.8 53	5 5 5 5	23.2 21.4 19.5 17.7	64.8 70.1 77 85	0.101 0.102 0.103 0.104	47A 51A 56A 62A
1.5SMC68AT3 1.5SMC75AT3 1.5SMC82AT3 1.5SMC91AT3	64.6 71.3 77.9 86.5	68 75 82 91	71.4 78.8 86.1 95.5	1 1 1	58.1 64.1 70.1 77.8	5 5 5 5	16.3 14.6 13.3 12	92 103 113 125	0.104 0.105 0.105 0.106	68A 75A 82A 91A

Multiple TVS — Duals in Surface Mount

MMBZ15VDLT1 — Common Cathode Series

Table 17. SOT-23 Bipolar Zener Overvoltage Transient Suppressor; 40 Watts Peak Power (10 x 1000 μs)

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

BIDIRECTIONAL (Circuit tied to Pins 1 and 2)

 $(V_F = 0.9 \text{ V Max } @ I_F = 10 \text{ mA})$

Device	` '			 @ h	Reverse Voltage Working Peak	Max Reverse Leakage Current	Max Reverse Surge Current	Max Reverse Voltage @ Ipp (Clamping Voltage)	Maximum Temperature Coefficient of VBR
	Min	Nom	Max	(mA)	V _{RWM} (V)	I _R (nA)	I _{PP} (A)	(V)	(mV/°C)
		1 2	3	TC	SE 318-08 D-236AB OFILE SOT-:	23	10)	3	
MMBZ15VDLT1	14.3	15	15.8	1.0	12.8	100	1.9	21.2	12
(V _F = 1.1 V Max @	l _F = 200 r	mA)							

1.0

38

26

28.35

MMBZ5V6ALT1 — Common Anode Series

25.65

Table 18. SOT-23 Dual Zener Overvoltage Transient Suppressor; 24 Watts Peak Power (10 x 1000 μs)

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted) **UNIDIRECTIONAL** (Circuit tied to Pins 1 and 3 or Pins 2 and 3)

 $(V_F = 0.9 \text{ V Max } @ I_F = 10 \text{ mA})$

MMBZ27VCLT1

	Breakdown Voltage				Max Reverse Leakage Current			Max Zener Impedance (Note 3.)			Max Reverse Voltage @ I _{PP}	Max Temp Co-
Device	V _{BR} (Note 2.) (V)		@ (mA)			Z _{ZT} @ I _{ZT} (Ω) (mA)	Z _{ZK} (Ω)	@ I _{ZK} (mA)	Surge Current I _{PP} (A)	(Clamping Voltage)	efficient of V _{BR}	
	Min	Nom	Max	(11174)	(μΑ)	(•)	(32) (11174)	(32)	(11174)	(A)	V _C (V)	(mV/°C)
						18–08 E 12 LE SOT- STIC	-23	1 O	∀	0 ³		
MMBZ5V6ALT1	5.32	5.6*	5.88	20	5.0	3.0	11	1600	0.25	3.0	8.0	1.26
MMBZ6V2ALT1	5.89	6.2*	6.51	1.0	0.5	3.0	_	_	_	2.76	8.7	2.80

 $(V_F = 1.1 \text{ V Max } @ I_F = 200 \text{ mA})$

MMBZ6V8ALT1	6.46	6.8	7.14	1.0	0.5	4.5	ı	_	_	2.5	9.6	3.40
MMBZ9V1ALT1	8.65	9.1	9.56	1.0	0.3	6.0	_	_	_	1.7	14	7.50
MMBZ10VALT1	9.50	10	10.5	1.0	0.3	6.5	_	-	_	1.7	14.2	7.50

^{2.} V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C.

^{1.} V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C.

Z_{ZT} and Z_{ZK} are measured by dividing the AC voltage drop across the device by the AC current supplied. The specified limits are I_{Z(AC)} = 0.1 I_{Z(DC)}, with AC frequency = 1 kHz.

^{*}Other voltages are available; please contact product marketing.

Multiple TVS — Duals in Surface Mount (continued)

MMBZ5V6ALT1 — Common Anode Series (continued)

Table 19. SOT–23 Dual Zener Overvoltage Transient Suppressor; 40 Watts Peak Power (10 x 1000 μ s)

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

UNIDIRECTIONAL (Circuit tied to Pins 1 and 3 or Pins 2 and 3)

 $(V_F = 1.1 \text{ V Max } @ I_F = 200 \text{ mA})$

	В	reakdowr	Voltage		Reverse	Max	Max	Max Reverse	Maximum
Device	V _{BR} (Note 4.) (V)			@ Է (mA)	Voltage Working Peak V _{RWM}	Reverse Leakage Current	Reverse Surge Current I _{PP}	Voltage @ I _{PP} (Clamping Voltage)	Temperature Coefficient of V _{BR}
	Min	Nom	Max	(11174)	(Volts)	I _R (nA)	(A)	V _C (V)	(mV/°C)
	CASE 318–08 STYLE 12 LOW PROFILE SO PLASTIC					1 0		− o ³	
MMBZ12VALT1	11.40	12	12.60	1.0	8.5	200	2.35	17	7.50
MMBZ15VALT1	14.25	15	15.75	1.0	12.0	50	1.9	21	12.30
MMBZ18VALT1	17.10	18	18.90	1.0	14.5	50	1.6	25	15.30
MMBZ20VALT1	19.00	20	21.00	1.0	17.0	50	1.4	28	17.20
MMBZ27VALT1	25.65	27	28.35	1.0	22.0	50	1.0	40	24.30
MMBZ33VALT1	31.35	33	34.65	1.0	26.0	50	0.87	46	30.40

^{4.} V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C.

Multiple TVS — Quads in Surface Mount

MMQA Series

Table 20. SC–74 Quad Transient Voltage Suppressor; 24 Watts Peak Power (10 x 1000 μ s), 150 Watts Peak Power (8.0 x 20 μ s)

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted) **UNIDIRECTIONAL** (Circuit tied to pins 1, 2, and 5; Pins 2, 3, and 5; Pins 2, 4, and 5; or Pins 2, 5, and 6) ($V_F = 0.9 \text{ V Max}$ @ $I_F = 10 \text{ mA}$)

		Breakdow	n Voltaç	je		everse Current	Max Zener Impedance	Max Reverse Surge	Max Reverse Voltage @	Max Temp Coef–
		V _{ZT} (V)		@ l zt	I _R	V _{RWM}		Current	(Clamping Voltage)	ficient of V _Z
Device	Min	Nom	Max	(mA)	(nA)	(V)	$\mathbf{Z}_{ZT} \ @ \ \mathbf{I}_{ZT} \ (\Omega) \ \ (mA)$	I _{PP} (A)	V _C (V)	(mV/°C)
	4	3 2 5 6		CASE 318 STYLE C-74 PLA	1		2 3	5		
MMQA5V6T1,T3	5.32	5.6	5.88	1.0	2000	3.0	400	3.0	8.0	1.26
MMQA6V2T1,T3	5.89	6.2	6.51	1.0	700	4.0	300	2.66	9.0	10.6
MMQA6V8T1,T3	6.46	6.8	7.14	1.0	500	4.3	300	2.45	9.8	10.9
MMQA12VT1,T3	11.4	12	12.6	1.0	75	9.1	80	1.39	17.3	14
MMQA13VT1,T3	12.4	13	13.7	1.0	75	9.8	80	1.29	18.6	15
MMQA15VT1,T3	14.3	15	15.8	1.0	75	11	80	1.1	21.7	16
MMQA18VT1,T3	17.1	18	18.9	1.0	75	14	80	0.923	26	19
MMQA20VT1,T3	19	20	21	1.0	75	15	80	0.84	28.6	20.1
MMQA21VT1,T3	20	21	22.1	1.0	75	16	80	0.792	30.3	21
MMQA22VT1,T3	20.9	22	23.1	1.0	75	17	80	0.758	31.7	22
MMQA24VT1,T3	22.8	24	25.2	1.0	75	18	100	0.694	34.6	25
MMQA27VT1,T3	25.7	27	28.4	1.0	75	21	125	0.615	39	28
MMQA30VT1,T3	28.5	30	31.5	1.0	75	23	150	0.554	43.3	32
MMQA33VT1,T3	31.4	33	34.7	1.0	75	25	200	0.504	48.6	37


Multiple TVS — Quads in Surface Mount (continued)

Table 21. SC-74 Quad Transient Voltage Suppressor; 40 Watts Peak Power (10 x 1000 μ s), 350 Watts Peak Power (8.0 x 20 μ s)

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)


UNIDIRECTIONAL (Circuit tied to pins 1, 2, and 5; Pins 2, 3, and 5; Pins 2, 4, and 5; or Pins 2, 5, and 6)

 $(V_F = 0.9 \text{ V Max } @ I_F = 10 \text{ mA})$



MSQA6V1W5

Table 22. SC-88A/SOT-353 Quad Array for ESD Protection; 150 Watts (8.0 x 20 μ s)




NOTE: Contact ON Semiconductor Sales for additional voltages.

Multiple TVS — Quads in Surface Mount (continued)

DF6A6.8FU

Table 23. SC-88 Quad Array for ESD Protection



NOTE: Contact ON Semiconductor Sales for additional voltages.

CHAPTER 3 Transient Voltage Suppressors – Axial Leaded Data Sheets



600 Watt Peak Power Surmetic [™] -40 Zener Transient Voltage Suppressors

Unidirectional*

The P6KE6.8A series is designed to protect voltage sensitive components from high voltage, high energy transients. They have excellent clamping capability, high surge capability, low zener impedance and fast response time. These devices are ON Semiconductor's exclusive, cost-effective, highly reliable Surmetic™ axial leaded package and is ideally-suited for use in communication systems, numerical controls, process controls, medical equipment, business machines, power supplies and many other industrial/consumer applications.

Specification Features:

- Working Peak Reverse Voltage Range 5.8 to 171 V
- Peak Power 600 Watts @ 1 ms
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- Maximum Clamp Voltage @ Peak Pulse Current
- Low Leakage < 5 μA above 10 V
- Maximum Temperature Coefficient Specified
- UL 497B for Isolated Loop Circuit Protection
- Response Time is typically < 1 ns

Mechanical Characteristics:

CASE: Void-free, Transfer-molded, Thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are

readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING:

230°C, 1/16" from the case for 10 seconds

POLARITY: Cathode indicated by polarity band

MOUNTING POSITION: Any

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Power Dissipation (Note 1.) @ T _L ≤ 25°C	P _{PK}	600	Watts
Steady State Power Dissipation @ T _L ≤ 75°C, Lead Length = 3/8"	P_{D}	5.0	Watts
Derated above T _L = 75°C		50	mW/°C
Thermal Resistance, Junction-to-Lead	$R_{ heta JL}$	15	°C/W
Forward Surge Current (Note 2.) @ T _A = 25°C	I _{FSM}	100	Amps
Operating and Storage Temperature Range	T _J , T _{stg}	– 55 to +150	°C

- 1. Nonrepetitive current pulse per Figure 4 and derated above T_A = 25°C per Figure 2.
- 1/2 sine wave (or equivalent square wave), PW = 8.3 ms, duty cycle = 4 pulses per minute maximum.



ON Semiconductor™

http://onsemi.com







L = Assembly Location
P6KExxxA = ON Device Code
YY = Year
WW = Work Week


ORDERING INFORMATION

Device	Package	Shipping
P6KExxxA	Axial Lead	1000 Units/Box
P6KExxxARL	Axial Lead	4000/Tape & Reel

^{*}Please see P6KE6.8CA – P6KE200CA for Bidirectional devices.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 3.5$ V Max. @ I_F (Note 6.) = 50 A)

Symbol	Parameter
IPP	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ I _{PP}
V _{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V_{BR}	Breakdown Voltage @ I _T
Ι _Τ	Test Current
ΘV _{BR}	Maximum Temperature Coefficient of V _{BR}
lF	Forward Current
V_{F}	Forward Voltage @ I _F



ELECTRICAL CHARACTERISTICS ($T_A = 25$ °C unless otherwise noted, $V_F = 3.5$ V Max. @ I_F (Note 6.) = 50 A)

		V _{RWM}			Breakdow	n Voltage	!	V _C @ I _{PP}	(Note 5.)	
	Device	(Note 3.)	I _R @ V _{RWM}	V _{BR}	(Note 4.)	(Volts)	@ h	ν _c	I _{PP}	ΘV_{BR}
Device	Marking	Volts	μ Α	Min	Nom	Max	mA	Volts	Α	%/°C
P6KE6.8A	P6KE6.8A	5.8	1000	6.45	6.80	7.14	10	10.5	57	0.057
P6KE7.5A	P6KE7.5A	6.4	500	7.13	7.51	7.88	10	11.3	53	0.061
P6KE8.2A	P6KE8.2A	7.02	200	7.79	8.2	8.61	10	12.1	50	0.065
P6KE9.1A	P6KE9.1A	7.78	50	8.65	9.1	9.55	1	13.4	45	0.068
P6KE10A	P6KE10A	8.55	10	9.5	10	10.5	1	14.5	41	0.073
P6KE11A	P6KE11A	9.4	5	10.5	11.05	11.6	1	15.6	38	0.075
P6KE12A	P6KE12A	10.2	5	11.4	12	12.6	1	16.7	36	0.078
P6KE13A	P6KE13A	11.1	5	12.4	13.05	13.7	1	18.2	33	0.081
P6KE15A	P6KE15A	12.8	5	14.3	15.05	15.8	1	21.2	28	0.084
P6KE16A	P6KE16A	13.6	5	15.2	16	16.8	1	22.5	27	0.086
P6KE18A	P6KE18A	15.3	5	17.1	18	18.9	1	25.2	24	0.088
P6KE20A	P6KE20A	17.1	5	19	20	21	1	27.7	22	0.09
P6KE22A	P6KE22A	18.8	5	20.9	22	23.1	1	30.6	20	0.092
P6KE24A	P6KE24A	20.5	5	22.8	24	25.2	1	33.2	18	0.094
P6KE27A	P6KE27A	23.1	5	25.7	27.05	28.4	1	37.5	16	0.096
P6KE30A	P6KE30A	25.6	5	28.5	30	31.5	1	41.4	14.4	0.097
P6KE33A	P6KE33A	28.2	5	31.4	33.05	34.7	1	45.7	13.2	0.098
P6KE36A	P6KE36A	30.8	5	34.2	36	37.8	1	49.9	12	0.099
P6KE39A	P6KE39A	33.3	5	37.1	39.05	41	1	53.9	11.2	0.1
P6KE43A	P6KE43A	36.8	5	40.9	43.05	45.2	1	59.3	10.1	0.101
P6KE47A	P6KE47A	40.2	5	44.7	47.05	49.4	1	64.8	9.3	0.101
P6KE51A	P6KE51A	43.6	5	48.5	51.05	53.6	1	70.1	8.6	0.102
P6KE56A	P6KE56A	47.8	5	53.2	56	58.8	1	77	7.8	0.103
P6KE62A	P6KE62A	53	5	58.9	62	65.1	1	85	7.1	0.104
P6KE68A	P6KE68A	58.1	5	64.6	68	71.4	1	92	6.5	0.104
P6KE75A	P6KE75A	64.1	5	71.3	75.05	78.8	1	103	5.8	0.105
P6KE82A	P6KE82A	70.1	5	77.9	82	86.1	1	113	5.3	0.105
P6KE91A	P6KE91A	77.8	5	86.5	91	95.5	1	125	4.8	0.106
P6KE100A	P6KE100A	85.5	5	95	100	105	1	137	4.4	0.106
P6KE110A	P6KE110A	94	5	105	110.5	116	1	152	4	0.107
P6KE120A	P6KE120A	102	5	114	120	126	1	165	3.6	0.107
P6KE130A	P6KE130A	111	5	124	130.5	137	1	179	3.3	0.107
P6KE150A	P6KE150A	128	5	143	150.5	158	1	207	2.9	0.108
P6KE160A	P6KE160A	136	5	152	160	168	1	219	2.7	0.108
P6KE170A	P6KE170A	145	5	162	170.5	179	1	234	2.6	0.108
P6KE180A	P6KE180A	154	5	171	180	189	1	246	2.4	0.108
P6KE200A	P6KE200A	171	5	190	200	210	1	274	2.2	0.108

^{3.} A transient suppressor is normally selected according to the maximum working peak reverse voltage (V_{RWM}), which should be equal to or greater than the dc or continuous peak operating voltage level.

^{4.} V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C

^{5.} Surge current waveform per Figure 4 and derate per Figures 1 and 2.

^{6. 1/2} sine wave (or equivalent square wave), PW = 8.3 ms, duty cycle = 4 pulses per minute maximum.




Figure 1. Pulse Rating Curve

Figure 2. Pulse Derating Curve




Figure 3. Capacitance versus Breakdown Voltage

Figure 4. Pulse Waveform




Figure 5. Steady State Power Derating




Figure 6. Typical Derating Factor for Duty Cycle

APPLICATION NOTES

RESPONSE TIME

In most applications, the transient suppressor device is placed in parallel with the equipment or component to be protected. In this situation, there is a time delay associated with the capacitance of the device and an overshoot condition associated with the inductance of the device and the inductance of the connection method. The capacitance effect is of minor importance in the parallel protection scheme because it only produces a time delay in the transition from the operating voltage to the clamp voltage as shown in Figure 7.

The inductive effects in the device are due to actual turn-on time (time required for the device to go from zero current to full current) and lead inductance. This inductive effect produces an overshoot in the voltage across the equipment or component being protected as shown in Figure 8. Minimizing this overshoot is very important in the application, since the main purpose for adding a transient suppressor is to clamp voltage spikes. The P6KE6.8A series has very good response time, typically < 1 ns and negligible inductance. However, external inductive effects could produce unacceptable overshoot. Proper circuit layout,

minimum lead lengths and placing the suppressor device as close as possible to the equipment or components to be protected will minimize this overshoot.


Some input impedance represented by Z_{in} is essential to prevent overstress of the protection device. This impedance should be as high as possible, without restricting the circuit operation.

DUTY CYCLE DERATING

The data of Figure 1 applies for non-repetitive conditions and at a lead temperature of 25°C. If the duty cycle increases, the peak power must be reduced as indicated by the curves of Figure 6. Average power must be derated as the lead or ambient temperature rises above 25°C. The average power derating curve normally given on data sheets may be normalized and used for this purpose.

At first glance the derating curves of Figure 6 appear to be in error as the 10 ms pulse has a higher derating factor than the 10 μ s pulse. However, when the derating factor for a given pulse of Figure 6 is multiplied by the peak power value of Figure 1 for the same pulse, the results follow the expected trend.

TYPICAL PROTECTION CIRCUIT



UL RECOGNITION*

The entire series including the bidirectional CA suffix has *Underwriters Laboratory Recognition* for the classification of protectors (QVGV2) under the UL standard for safety 497B and File #E 116110. Many competitors only have one or two devices recognized or have recognition in a non-protective category. Some competitors have no recognition at all. With the UL497B recognition, our parts successfully passed several tests including Strike Voltage

Breakdown test, Endurance Conditioning, Temperature test, Dielectric Voltage-Withstand test, Discharge test and several more.

Whereas, some competitors have only passed a flammability test for the package material, we have been recognized for much more to be included in their protector category.

*Applies to P6KE6.8A, CA – P6KE200A, CA.

600 Watt Peak Power Surmetic™-40 Zener Transient Voltage Suppressors

Bidirectional*

The P6KE6.8CA series is designed to protect voltage sensitive components from high voltage, high energy transients. They have excellent clamping capability, high surge capability, low zener impedance and fast response time. These devices are ON Semiconductor's exclusive, cost-effective, highly reliable Surmetic axial leaded package and is ideally-suited for use in communication systems, numerical controls, process controls, medical equipment, business machines, power supplies and many other industrial/consumer applications.

Specification Features:

- Working Peak Reverse Voltage Range 5.8 to 171 V
- Peak Power 600 Watts @ 1 ms
- ESD Rating of class 3 (>16 KV) per Human Body Model
- Maximum Clamp Voltage @ Peak Pulse Current
- Low Leakage < 5 μA above 10 V
- Maximum Temperature Coefficient Specified
- UL 497B for Isolated Loop Circuit Protection
- Response Time is Typically < 1 ns

Mechanical Characteristics:

CASE: Void-free, Transfer-molded, Thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are

readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING PURPOSES:

230°C, 1/16" from the case for 10 seconds

POLARITY: Cathode band does not imply polarity

MOUNTING POSITION: Any

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Power Dissipation (Note 1.) @ T _L ≤ 25°C	P _{PK}	600	Watts
Steady State Power Dissipation @ $T_L \le 75^{\circ}C$, Lead Length = $3/8''$ Derated above $T_L = 75^{\circ}C$	P _D	5 50	Watts mW/°C
Thermal Resistance, Junction-to-Lead	$R_{ heta JL}$	15	°C/W
Operating and Storage Temperature Range	T _J , T _{stg}	- 55 to +150	°C

Nonrepetitive current pulse per Figure 3 and derated above T_A = 25°C per Figure 2.



ON Semiconductor™

http://onsemi.com







L = Assembly Location
P6KExxxCA = ON Device Code
YY = Year
WW = Work Week

ORDERING INFORMATION


Device	Package	Shipping
P6KExxxCA	Axial Lead	1000 Units/Box
P6KExxxCARL	Axial Lead	4000/Tape & Reel

^{*}Please see P6KE6.8A - P6KE200A for Unidirectional devices.

ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise noted)

,	,
Symbol	Parameter
I _{PP}	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ I _{PP}
V _{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V _{BR}	Breakdown Voltage @ I _T
I _T	Test Current
ΘV _{BR}	Maximum Temperature Variation of V _{BR}



ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted.)

		V _{RWM}		Breakdown Voltage			V _C @ I _{PP}	(Note 4.)		
	Device	(Note 2.)	I _R @ V _{RWM}	V _{BR}	(Note 3.) (Volts)	@ Է	ν _c	I _{PP}	ΘV_{BR}
Device	Marking	(Volts)	(μΑ)	Min	Nom	Max	(mA)	(Volts)	(A)	(%/°C)
P6KE6.8CA	P6KE6.8CA	5.8	1000	6.45	6.80	7.14	10	10.5	57	0.057
P6KE7.5CA	P6KE7.5CA	6.4	500	7.13	7.51	7.88	10	11.3	53	0.061
P6KE8.2CA	P6KE8.2CA	7.02	200	7.79	8.2	8.61	10	12.1	50	0.065
P6KE9.1CA	P6KE9.1CA	7.78	50	8.65	9.1	9.55	1	13.4	45	0.068
P6KE10CA	P6KE10CA	8.55	10	9.5	10	10.5	1	14.5	41	0.073
P6KE11CA	P6KE11CA	9.4	5	10.5	11.05	11.6	1	15.6	38	0.075
P6KE12CA	P6KE12CA	10.2	5	11.4	12	12.6	1	16.7	36	0.078
P6KE13CA	P6KE13CA	11.1	5	12.4	13.05	13.7	1	18.2	33	0.081
P6KE15CA	P6KE15CA	12.8	5	14.3	15.05	15.8	1	21.2	28	0.084
P6KE16CA	P6KE16CA	13.6	5	15.2	16	16.8	1	22.5	27	0.086
P6KE18CA	P6KE18CA	15.3	5	17.1	18	18.9	1	25.2	24	0.088
P6KE20CA	P6KE20CA	17.1	5	19	20	21	1	27.7	22	0.09
P6KE22CA	P6KE22CA	18.8	5	20.9	22	23.1	1	30.6	20	0.092
P6KE24CA	P6KE24CA	20.5	5	22.8	24	25.2	1	33.2	18	0.094
P6KE27CA	P6KE27CA	23.1	5	25.7	27.05	28.4	1	37.5	16	0.096
P6KE30CA	P6KE30CA	25.6	5	28.5	30	31.5	1	41.4	14.4	0.097
P6KE33CA	P6KE33CA	28.2	5	31.4	33.05	34.7	1	45.7	13.2	0.098
P6KE36CA	P6KE36CA	30.8	5	34.2	36	37.8	1	49.9	12	0.099
P6KE39CA	P6KE39CA	33.3	5	37.1	39.05	41	1	53.9	11.2	0.1
P6KE43CA	P6KE43CA	36.8	5	40.9	43.05	45.2	1	59.3	10.1	0.101
P6KE47CA	P6KE47CA	40.2	5	44.7	47.05	49.4	1	64.8	9.3	0.101
P6KE51CA	P6KE51CA	43.6	5	48.5	51.05	53.6	1	70.1	8.6	0.102
P6KE56CA	P6KE56CA	47.8	5	53.2	56	58.8	1	77	7.8	0.103
P6KE62CA	P6KE62CA	53	5	58.9	62	65.1	1	85	7.1	0.104
P6KE68CA	P6KE68CA	58.1	5	64.6	68	71.4	1	92	6.5	0.104
P6KE75CA	P6KE75CA	64.1	5	71.3	75.05	78.8	1	103	5.8	0.105
P6KE82CA	P6KE82CA	70.1	5	77.9	82	86.1	1	113	5.3	0.105
P6KE91CA	P6KE91CA	77.8	5	86.5	91	95.5	1	125	4.8	0.106
P6KE100CA	P6KE100CA	85.5	5	95	100	105	1	137	4.4	0.106
P6KE110CA	P6KE110CA	94	5	105	110.5	116	1	152	4	0.107
P6KE120CA	P6KE120CA	102	5	114	120	126	1	165	3.6	0.107
P6KE130CA	P6KE130CA	111	5	124	130.5	137	1	179	3.3	0.107
P6KE150CA	P6KE150CA	128	5	143	150.5	158	1	207	2.9	0.108
P6KE160CA	P6KE160CA	136	5	152	160	168	1	219	2.7	0.108
P6KE170CA	P6KE170CA	145	5	162	170.5	179	1	234	2.6	0.108
P6KE180CA	P6KE180CA	154	5	171	180	189	1	246	2.4	0.108
P6KE200CA	P6KE200CA	171	5	190	200	210	1	274	2.2	0.108

^{2.} A transient suppressor is normally selected according to the maximum working peak reverse voltage (V_{RWM}), which should be equal to or greater than the dc or continuous peak operating voltage level.

3. V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C.

4. Surge current waveform per Figure 3 and derate per Figures 1 and 2.




Figure 1. Pulse Rating Curve

Figure 2. Pulse Derating Curve




Figure 3. Pulse Waveform




Figure 4. Steady State Power Derating




Figure 5. Typical Derating Factor for Duty Cycle

APPLICATION NOTES

RESPONSE TIME

In most applications, the transient suppressor device is placed in parallel with the equipment or component to be protected. In this situation, there is a time delay associated with the capacitance of the device and an overshoot condition associated with the inductance of the device and the inductance of the connection method. The capacitance effect is of minor importance in the parallel protection scheme because it only produces a time delay in the transition from the operating voltage to the clamp voltage as shown in Figure 6.

The inductive effects in the device are due to actual turn-on time (time required for the device to go from zero current to full current) and lead inductance. This inductive effect produces an overshoot in the voltage across the equipment or component being protected as shown in Figure 7. Minimizing this overshoot is very important in the application, since the main purpose for adding a transient suppressor is to clamp voltage spikes. The P6KE6.8A series has very good response time, typically < 1 ns and negligible inductance. However, external inductive effects could produce unacceptable overshoot. Proper circuit layout,

minimum lead lengths and placing the suppressor device as close as possible to the equipment or components to be protected will minimize this overshoot.


Some input impedance represented by Z_{in} is essential to prevent overstress of the protection device. This impedance should be as high as possible, without restricting the circuit operation.

DUTY CYCLE DERATING

The data of Figure 1 applies for non-repetitive conditions and at a lead temperature of 25°C. If the duty cycle increases, the peak power must be reduced as indicated by the curves of Figure 5. Average power must be derated as the lead or ambient temperature rises above 25°C. The average power derating curve normally given on data sheets may be normalized and used for this purpose.

At first glance the derating curves of Figure 5 appear to be in error as the 10 ms pulse has a higher derating factor than the 10 μ s pulse. However, when the derating factor for a given pulse of Figure 5 is multiplied by the peak power value of Figure 1 for the same pulse, the results follow the expected trend.

TYPICAL PROTECTION CIRCUIT



UL RECOGNITION*

The entire series including the bidirectional CA suffix has *Underwriters Laboratory Recognition* for the classification of protectors (QVGV2) under the UL standard for safety 497B and File #E 116110. Many competitors only have one or two devices recognized or have recognition in a non-protective category. Some competitors have no recognition at all. With the UL497B recognition, our parts successfully passed several tests including Strike Voltage

Breakdown test, Endurance Conditioning, Temperature test, Dielectric Voltage-Withstand test, Discharge test and several more.

Whereas, some competitors have only passed a flammability test for the package material, we have been recognized for much more to be included in their protector category.

*Applies to P6KE6.8A, CA - P6KE200A, CA.

1500 Watt Mosorb™ Zener Transient Voltage Suppressors

Unidirectional*

Mosorb devices are designed to protect voltage sensitive components from high voltage, high-energy transients. They have excellent clamping capability, high surge capability, low zener impedance and fast response time. These devices are ON Semiconductor's exclusive, cost-effective, highly reliable Surmetic™ axial leaded package and are ideally-suited for use in communication systems, numerical controls, process controls, medical equipment, business machines, power supplies and many other industrial/consumer applications, to protect CMOS, MOS and Bipolar integrated circuits.

Specification Features:

- Working Peak Reverse Voltage Range 5.8 V to 214 V
- Peak Power 1500 Watts @ 1 ms
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- Maximum Clamp Voltage @ Peak Pulse Current
- Low Leakage < 5 μA Above 10 V
- UL 497B for Isolated Loop Circuit Protection
- Response Time is Typically < 1 ns

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are

readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING PURPOSES:

230°C, 1/16" from the case for 10 seconds **POLARITY:** Cathode indicated by polarity band

MOUNTING POSITION: Any

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Power Dissipation (Note 1.) @ $T_L \le 25^{\circ}C$	P _{PK}	1500	Watts
Steady State Power Dissipation @ $T_L \le 75^{\circ}C$, Lead Length = $3/8''$ Derated above $T_L = 75^{\circ}C$	P _D	5.0 20	Watts mW/°C
Thermal Resistance, Junction-to-Lead	$R_{ heta JL}$	20	°C/W
Forward Surge Current (Note 2.) @ T _A = 25°C	I _{FSM}	200	Amps
Operating and Storage Temperature Range	T _J , T _{stg}	– 65 to +175	°C

- Nonrepetitive current pulse per Figure 5 and derated above T_A = 25°C per Figure 2.
- 1/2 sine wave (or equivalent square wave), PW = 8.3 ms, duty cycle = 4 pulses per minute maximum.



ON Semiconductor™

http://onsemi.com





AXIAL LEAD CASE 41A PLASTIC



L = Assembly Location 1N6xxxA = JEDEC Device Code 1.5KExxxA = ON Device Code YY = Year WW = Work Week

ORDERING INFORMATION


Device	Package	Shipping
1.5KExxxA	Axial Lead	500 Units/Box
1.5KExxxARL4	Axial Lead	1500/Tape & Reel
1N6xxxA	Axial Lead	500 Units/Box
1N6xxxARL4	Axial Lead	1500/Tape & Reel

Devices listed in *bold, italic* are ON Semiconductor **Preferred** devices. **Preferred** devices are recommended choices for future use and best overall value.

^{*}Please see 1.5KE6.8CA to 1.5KE250CA for Bidirectional Devices

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 3.5$ V Max., I_F (Note 3.) = 100 A)

Symbol	Parameter
I _{PP}	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ I _{PP}
V _{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V _{BR}	Breakdown Voltage @ I _T
I _T	Test Current
ΘV _{BR}	Maximum Temperature Coefficient of V _{BR}
I _F	Forward Current
V _F	Forward Voltage @ I _F



ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 3.5$ V Max. @ I_F (Note 3.) = 100 A)

		V _{RWM}		Breakdown Voltage		•	V _C @ I _{PP}	(Note 7.)		
	JEDEC Device	(Note 5.)	I _R @ V _{RWM}	V_{BR}	(Note 6.) (Volts)	@ h	ν _c	I _{PP}	ΘV_{BR}
Device	(Note 4.)	(Volts)	(μA)	Min	Nom	Max	(mA)	(Volts)	(A)	(%/°C)
1.5KE6.8A	1N6267A	5.8	1000	6.45	6.8	7.14	10	10.5	143	0.057
1.5KE7.5A	1N6268A	6.4	500	7.13	7.5	7.88	10	11.3	132	0.061
1.5KE8.2A	1N6269A	7.02	200	7.79	8.2	8.61	10	12.1	124	0.065
1.5KE9.1A	1N6270A	7.78	50	8.65	9.1	9.55	1	13.4	112	0.068
1.5KE10A	1N6271A	8.55	10	9.5	10	10.5	1	14.5	103	0.073
1.5KE11A	1N6272A	9.4	5	10.5	11	11.6	1	15.6	96	0.075
1.5KE12A	1N6273A	10.2	5	11.4	12	12.6	1	16.7	90	0.078
1.5KE13A	1N6274A	11.1	5	12.4	13	13.7	1	18.2	82	0.081
1.5KE15A	1N6275A	12.8	5	14.3	15	15.8	1	21.2	71	0.084
1.5KE16A	1N6276A	13.6	5	15.2	16	16.8	1	22.5	67	0.086
1.5KE18A	1N6277A	15.3	5	17.1	18	18.9	1	25.2	59.5	0.088
1.5KE20A	1N6278A	17.1	5	19	20	21	1	27.7	54	0.09
1.5KE22A	1N6279A	18.8	5	20.9	22	23.1	1	30.6	49	0.092
1.5KE24A	1N6280A	20.5	5	22.8	24	25.2	1	33.2	45	0.094
1.5KE27A	1N6281A	23.1	5	25.7	27	28.4	1	37.5	40	0.096
1.5KE30A	1N6282A	25.6	5	28.5	30	31.5	1	41.4	36	0.097
1.5KE33A	1N6283A	28.2	5	31.4	33	34.7	1	45.7	33	0.098
1.5KE36A	1N6284A	30.8	5	34.2	36	37.8	1	49.9	30	0.099
1.5KE39A	1N6285A	33.3	5	37.1	39	41	1	53.9	28	0.1
1.5KE43A	1N6286A	36.8	5	40.9	43	45.2	1	59.3	25.3	0.101
1.5KE47A	1N6287A	40.2	5	44.7	47	49.4	1	64.8	23.2	0.101
1.5KE51A	1N6288A	43.6	5	48.5	51	53.6	1	70.1	21.4	0.102
1.5KE56A	1N6289	47.8	5	53.2	56	58.8	1	77	19.5	0.103
1.5KE62A	1N6290A	53	5	58.9	62	65.1	1	85	17.7	0.104
1.5KE68A	1N6291A	58.1	5	64.6	68	71.4	1	92	16.3	0.104
1.5KE75A	1N6292A	64.1	5	71.3	75	78.8	1	103	14.6	0.105
1.5KE82A	1N6293A	70.1	5	77.9	82	86.1	1	113	13.3	0.105
1.5KE91A	1N6294A	77.8	5	86.5	91	95.5	1	125	12	0.106
1.5KE100A	1N6295A	85.5	5	95	100	105	1	137	11	0.106
1.5KE110A	1N6296A	94	5	105	110	116	1	152	9.9	0.107
1.5KE120A	1N6297A	102	5	114	120	126	1	165	9.1	0.107
1.5KE130A	1N6298A	111	5	124	130	137	1	179	8.4	0.107
1.5KE150A	1N6299A	128	5	143	150	158	1	207	7.2	0.108
1.5KE160A	1N6300A	136	5	152	160	168	1	219	6.8	0.108
1.5KE170A	1N6301A	145	5	162	170	179	1	234	6.4	0.108
1.5KE180A	1N6302A	154	5	171	180	189	1	246	6.1	0.108
1.5KE200A	1N6303A	171	5	190	200	210	1	274	5.5	0.108
1.5KE220A		185	5	209	220	231	1	328	4.6	0.109
1.5KE250A		214	5	237	250	263	1	344	5	0.109

^{3. 1/2} sine wave (or equivalent square wave), PW = 8.3 ms, duty cycle = 4 pulses per minute maximum.

^{4.} Indicates JEDEC registered data

^{5.} A transient suppressor is normally selected according to the maximum working peak reverse voltage (V_{RWM}), which should be equal to or greater than the dc or continuous peak operating voltage level.

^{6.} V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C

^{7.} Surge current waveform per Figure 5 and derate per Figures 1 and 2.




Figure 1. Pulse Rating Curve

Figure 2. Pulse Derating Curve




Figure 3. Capacitance versus Breakdown Voltage




Figure 4. Steady State Power Derating

Figure 5. Pulse Waveform




Figure 6. Dynamic Impedance




Figure 7. Typical Derating Factor for Duty Cycle

APPLICATION NOTES

RESPONSE TIME

In most applications, the transient suppressor device is placed in parallel with the equipment or component to be protected. In this situation, there is a time delay associated with the capacitance of the device and an overshoot condition associated with the inductance of the device and the inductance of the connection method. The capacitance effect is of minor importance in the parallel protection scheme because it only produces a time delay in the transition from the operating voltage to the clamp voltage as shown in Figure 8.

The inductive effects in the device are due to actual turn-on time (time required for the device to go from zero current to full current) and lead inductance. This inductive effect produces an overshoot in the voltage across the equipment or component being protected as shown in Figure 9. Minimizing this overshoot is very important in the

application, since the main purpose for adding a transient suppressor is to clamp voltage spikes. These devices have excellent response time, typically in the picosecond range and negligible inductance. However, external inductive effects could produce unacceptable overshoot. Proper circuit layout, minimum lead lengths and placing the suppressor device as close as possible to the equipment or components to be protected will minimize this overshoot.

Some input impedance represented by Z_{in} is essential to prevent overstress of the protection device. This impedance should be as high as possible, without restricting the circuit operation.

DUTY CYCLE DERATING

The data of Figure 1 applies for non-repetitive conditions and at a lead temperature of 25°C. If the duty cycle increases, the peak power must be reduced as indicated by the curves of Figure 7. Average power must be derated as the lead or

ambient temperature rises above 25°C. The average power derating curve normally given on data sheets may be normalized and used for this purpose.

At first glance the derating curves of Figure 7 appear to be in error as the 10 ms pulse has a higher derating factor than

the $10~\mu s$ pulse. However, when the derating factor for a given pulse of Figure 7 is multiplied by the peak power value of Figure 1 for the same pulse, the results follow the expected trend.

TYPICAL PROTECTION CIRCUIT




Figure 8. Figure 9.

UL RECOGNITION*

The entire series has *Underwriters Laboratory Recognition* for the classification of protectors (QVGV2) under the UL standard for safety 497B and File #116110. Many competitors only have one or two devices recognized or have recognition in a non-protective category. Some competitors have no recognition at all. With the UL497B recognition, our parts successfully passed several tests including Strike Voltage Breakdown test, Endurance

Conditioning, Temperature test, Dielectric Voltage-Withstand test, Discharge test and several more.

Whereas, some competitors have only passed a flammability test for the package material, we have been recognized for much more to be included in their Protector category.

*Applies to 1.5KE6.8A, CA thru 1.5KE250A, CA

CLIPPER BIDIRECTIONAL DEVICES

- Clipper-bidirectional devices are available in the 1.5KEXXA series and are designated with a "CA" suffix; for example, 1.5KE18CA. Contact your nearest ON Semiconductor representative.
- Clipper-bidirectional part numbers are tested in both directions to electrical parameters in preceding table (except for V_F which does not apply).
- 3. The 1N6267A through 1N6303A series are JEDEC registered devices and the registration does not include a "CA" suffix. To order clipper-bidirectional devices one must add CA to the 1.5KE device title.

500 Watt Peak Power MiniMOSORB™ Zener Transient Voltage Suppressors

Unidirectional*

The SA5.0A series is designed to protect voltage sensitive components from high voltage, high energy transients. They have excellent clamping capability, high surge capability, low zener impedance and fast response time. The SA5.0A series is supplied in ON Semiconductor's exclusive, cost-effective, highly reliable Surmetic™ axial leaded package and is ideally-suited for use in communication systems, numerical controls, process controls, medical equipment, business machines, power supplies and many other industrial/consumer applications.

Specification Features:

- Working Peak Reverse Voltage Range 5 to 170 V
- Peak Power 500 Watts @ 1 ms
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- Maximum Clamp Voltage @ Peak Pulse Current
- Low Leakage < 1 μA above 8.5 V
- UL 497B for Isolated Loop Circuit Protection
- Maximum Temperature Coefficient Specified
- Response Time is typically < 1 ns

Mechanical Characteristics:

CASE: Void-free, Transfer-molded, Thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are

readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING: 230°C,

1/16" from the case for 10 seconds

POLARITY: Cathode indicated by polarity band.

MOUNTING POSITION: Any

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Peak Power Dissipation (Note 1.) @ T _L ≤ 25°C	P _{PK}	500	Watts
Steady State Power Dissipation @ T _L ≤ 75°C, Lead Length = 3/8"	P _D	3.0	Watts
Derated above T _L = 75°C		30	mW/°C
Thermal Resistance, Junction-to-Lead	$R_{ heta JL}$	33.3	°C/W
Forward Surge Current (Note 2.) @ T _A = 25°C	I _{FSM}	70	Amps
Operating and Storage Temperature Range	T _J , T _{stg}	– 55 to +175	°C

- 1. Nonrepetitive current pulse per Figure 4 and derated above $T_A = 25$ °C per Figure 2.
- 2. 1/2 sine wave (or equivalent square wave), PW = 8.3 ms, duty cycle = 4 pulses per minute



ON Semiconductor™

http://onsemi.com







L = Assembly Location SAxxxA = ON Device Code YY = Year WW = Work Week

ORDERING INFORMATION


Device	Package	Shipping
SAxxxA	Axial Lead	1000 Units/Box
SAxxxARL	Axial Lead	5000/Tape & Reel

Devices listed in *bold, italic* are ON Semiconductor **Preferred** devices. **Preferred** devices are recommended choices for future use and best overall value.

^{*}Please see SA5.0CA - SA170CA for Bidirectional devices.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 3.5$ V Max. @ I_F (Note 6.) = 35 A)

Symbol	Parameter
I _{PP}	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ I _{PP}
V _{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V _{BR}	Breakdown Voltage @ I _T
I _T	Test Current
ΘV _{BR}	Maximum Temperature Variation of V _{BR}
I _F	Forward Current
V _F	Forward Voltage @ I _F



ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 3.5 \text{ V}$ Max. @ I_F (Note 6.) = 35 A)

		V _{RWM}		Breakdown Voltage			V _C @ I _{PP}	(Note 5.)		
	Device	(Note 3.)	I _R @ V _{RWM}	V_{BR}	(Note 4.) (N	/olts)	@ ե	V _C	I _{PP}	ΘV_{BR}
Device	Marking	Volts	μ Α	Min	Nom	Max	mA	Volts	Α	mV/°C
SA5.0A	SA5.0A	5	600	6.4	6.7	7	10	9.2	54.3	5
SA6.0A	SA6.0A	6	600	6.67	7.02	7.37	10	10.3	48.5	5
SA7.0A	SA7.0A	7	150	7.78	8.19	8.6	10	12	41.7	6
SA7.5A	SA7.5A	7.5	50	8.33	8.77	9.21	1	12.9	38.8	7
SA8.0A	SA8.0A	8	25	8.89	9.36	9.83	1	13.6	36.7	7
SA8.5A	SA8.5A	8.5	5	9.44	9.92	10.4	1	14.4	34.7	8
SA9.0A SA10A	SA9.0A SA10A	9 10	1 1	10 11.1	10.55 11.7	11.1 12.3	1 1	15.4 17	32.5 29.4	9 10
SA11A	SA11A	11	1	12.2	12.85	13.5	1	18.2	27.4	11
SATTA SA12A	SA11A SA12A	12	1	13.3	14	14.7	1	19.9	27. 4 25.1	12
SA13A	SA13A	13	1	14.4	15.15	15.9	1	21.5	23.2	13
SA14A	SA14A	14	1	15.6	16.4	17.2	1	23.2	21.5	14
SA15A	SA15A	15	1	16.7	17.6	18.5	1	24.4	20.6	16
SA16A	SA16A	16	1	17.8	18.75	19.7	1	26	19.2	17
SA17A	SA17A	17	1	18.9	19.9	20.9	1	27.6	18.1	19
SA18A	SA18A	18	1	20	21.05	22.1	1	29.2	17.2	20
SA20A	SA20A	20	1	22.2	23.35	24.5	1	32.4	15.4	23
SA22A	SA22A	22	1	24.4	25.65	26.9	1	35.5	14.1	25
SA24A	SA24A	24	1	26.7	28.1	29.5	1	38.9	12.8	28
SA26A	SA26A	26	1	28.9	30.4	31.9	1	42.1	11.9	30
SA28A	SA28A	28	1	31.1	32.75	34.4	1	45.4	11	31
SA30A	SA30A	30	1	33.3	35.05	36.8	1	48.4	10.3	36
SA33A	SA33A	33	1 1	36.7 40	38.65	40.6	1 1	53.3	9.4	39 41
SA36A	SA36A	36			42.1	44.2		58.1	8.6	
SA40A SA43A	SA40A SA43A	40	1	44.4	46.55	49.1	1	64.5	7.8	46
SA43A SA45A	SA43A SA45A	43 45	1 1	47.8 50	50.3 52.65	52.8 55.3	1 1	69.4 72.7	7.2 6.9	50 52
SA48A	SA48A	48	1	53.3	56.1	58.9	1	77.4	6.5	56
SA51A	SA51A	51	1	56.7	59.7	62.7	1	82.4	6.1	61
SA58A	SA58A	58	1	64.4	67.8	71.2	1	93.6	5.3	70
SA60A	SA60A	60	1	66.7	70.2	73.7	1	96.8	5.2	71
SA64A	SA64A	64	1	71.1	74.85	78.6	1	103	4.9	76
SA70A	SA70A	70	1	77.8	81.9	86	1	113	4.4	85
SA78A	SA78A	78	1	86.7	91.25	95.8	1	126	4.0	95
SA90A	SA90A	90	1	100	105.5	111	1	146	3.4	110
SA100A	SA100A	100	1	111	117	123	1	162	3.1	123
SA110A	SA110A	110	1	122	128.5	135	1	177	2.8	133
SA120A	SA120A	120	1	133	140	147	1	193	2.5	146
SA130A	SA130A	130	1	144	151.5	159	1	209	2.4	158
SA150A	SA150A	150	1	167	176	185	1	243	2.1	184
SA160A	SA160A	160	1	178	187.5	197	1	259	1.9	196
SA170A	SA170A	170	1	189	199	209	1	275	1.8	208

NOTES:

- 3. MiniMOSORB™ transients suppressor is normally selected according to the maximum working peak reverse voltage (V_{RWM}), which should be equal to or greater than the dc or continuous peak operating voltage level.
- 4. V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C.
- 5. Surge current waveform per Figure 4 and derate per Figures 1 and 2.
- 6. 1/2 sine wave (or equivalent square wave), PW = 8.3 ms, duty cycle = 4 pulses per minute




Figure 1. Pulse Rating Curve

Figure 2. Pulse Derating Curve




Figure 3. Capacitance versus Breakdown Voltage

Figure 4. Pulse Waveform




Figure 5. Steady State Power Derating

UL RECOGNITION*

The entire series including the bidirectional CA suffix has *Underwriters Laboratory Recognition* for the classification of protectors (QVGV2) under the UL standard for safety 497B and File #E 116110. Many competitors only have one or two devices recognized or have recognition in a non-protective category. Some competitors have no recognition at all. With the UL497B recognition, our parts successfully passed several tests including Strike Voltage

Breakdown test, Endurance Conditioning, Temperature test, Dielectric Voltage-Withstand test, Discharge test and several more.

Whereas, some competitors have only passed a flammability test for the package material, we have been recognized for much more to be included in their protector category.

*Applies to SA5.0A, CA - SA170A, CA.

500 Watt Peak Power MiniMOSORB™ Zener Transient Voltage Suppressors

Bidirectional*

The SA5.0CA series is designed to protect voltage sensitive components from high voltage, high-energy transients. They have excellent clamping capability, high surge capability, low zener impedance and fast response time. The SA5.0CA series is supplied in ON Semiconductor's exclusive, cost-effective, highly reliable Surmetic™ axial leaded package and is ideally-suited for use in communication systems, numerical controls, process controls, medical equipment, business machines, power supplies and many other industrial/consumer applications.

Specification Features:

- Working Peak Reverse Voltage Range 5.0 to 170 V
- Peak Power 500 Watts @ 1 ms
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- Maximum Clamp Voltage @ Peak Pulse Current
- Low Leakage < 1 µA above 8.5 V
- UL 497B for Isolated Loop Circuit Protection
- Maximum Temperature Coefficient Specified
- Response Time is typically < 1 ns

Mechanical Characteristics:

CASE: Void-free, Transfer-molded, Thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING PURPOSES:

230°C, 1/16" from the case for 10 seconds

POLARITY: Cathode band does not imply polarity

MOUNTING POSITION: Any

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Peak Power Dissipation (Note 1.) @ T _L ≤ 25°C	P _{PK}	500	Watts
Steady State Power Dissipation @ T _L ≤ 75°C, Lead Length = 3/8" Derated above T ₁ = 75°C	P _D	3.0 30	Watts mW/°C
Thermal Resistance, Junction-to-Lead	$R_{ heta JL}$	33.3	°C/W
Operating and Storage Temperature Range	T _J , T _{stg}	– 55 to +175	°C

^{1.} Nonrepetitive current pulse per Figure 3 and derated above $T_A = 25^{\circ}C$ per Figure 2.



ON Semiconductor™

http://onsemi.com







L = Assembly Location SAxxxCA = ON Device Code YY = Year WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping		
SAxxxCA	Axial Lead	1000 Units/Box		
SAxxxCARL	Axial Lead	5000/Tape & Reel		


Devices listed in *bold, italic* are ON Semiconductor **Preferred** devices. **Preferred** devices are recommended choices for future use and best overall value.

^{*}Please see SA5.0A to SA170A for Unidirectional devices.

ELECTRICAL CHARACTERISTICS

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$

Symbol	Parameter					
I _{PP}	Maximum Reverse Peak Pulse Current					
V _C	Clamping Voltage @ IPP					
V_{RWM}	Working Peak Reverse Voltage					
I _R	Maximum Reverse Leakage Current @ V _{RWM}					
V _{BR}	Breakdown Voltage @ I _T					
I _T	Test Current					
ΘV _{BR}	Maximum Temperature Variation of V _{BR}					



ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted.)

		V _{RWM}		Breakdown Voltage				V _C @ I _{PP} (Note 4.)		
Device		(Note 2.)	I _R @ V _{RWM}	V _{BR} (Note 3.) (Volts)			@ Һ	V _C	I _{PP}	ΘV_{BR}
Device	Marking	(Volts)	(μΑ)	Min	Nom	Max	(mA)	(Volts)	(A)	(mV/°C)
SA5.0CA	SA5.0CA	5	600	6.4	6.7	7	10	9.2	54.3	5
SA6.0CA	SA6.0CA	6	600	6.67	7.02	7.37	10	10.3	48.5	5
SA6.5CA	SA6.5CA	6.5	400	7.22	7.60	7.98	10	11.2	44.7	5
SA7.0CA	SA7.0CA	7	150	7.78	8.19	8.6	10	12	41.7	6
SA7.5CA	SA7.5CA	7.5	50	8.33	8.77	9.21	1	12.9	38.8	7
SA8.0CA	SA8.0CA	8	25	8.89	9.36	9.83	1	13.6	36.7	7
SA8.5CA	SA8.5CA	8.5	5	9.44	9.92	10.4	1	14.4	34.7	8
SA9.0CA	SA9.0CA	9	1	10	10.55	11.1	1	15.4	32.5	9
SA10CA	SA10CA	10	1	11.1	11.7	12.3	1	17	29.4	10
SA11CA	SA11CA	11	1	12.2	12.85	13.5	1	18.2	27.4	11
SA12CA	SA12CA	12	1	13.3	14	14.7	1	19.9	25.1	12
SA13CA	SA13CA	13	1	14.4	15.15	15.9	1	21.5	23.2	13
SA14CA	SA14CA	14	1	15.6	16.4	17.2	1	23.2	21.5	14
SA15CA	SA15CA	15	1	16.7	17.6	18.5	1	24.4	20.6	16
SA16CA	SA16CA	16	1	17.8	18.75	19.7	1	26	19.2	17
SA17CA	SA17CA	17	1	18.9	19.9	20.9	1	27.6	18.1	19
SA18CA	SA18CA	18	1	20	21.05	22.1	1	29.2	17.2	20
SA20CA	SA20CA	20	1	22.2	23.35	24.5	1	32.4	15.4	23
SA22CA	SA22CA	22	1	24.4	25.65	26.9	1	35.5	14.1	25
SA24CA	SA24CA	24	1	26.7	28.1	29.5	1	38.9	12.8	28
SA26CA	SA26CA	26	1	28.9	30.4	31.9	1	42.1	11.9	30
SA28CA	SA28CA	28	1	31.1	32.75	34.4	1	454	11	31
SA30CA	SA30CA	30	1	33.3	35.05	36.8	1	48.4	10.3	36
SA33CA	SA33CA	33	1	36.7	38.65	40.6	1	53.3	9.4	39
SA36CA	SA36CA	36	1	40	42.1	44.2	1	58.1	8.6	41
SA40CA	SA40CA	40	1	44.4	46.55	49.1	1	64.5	7.8	46
SA43CA	SA43CA	43	1	47.8	50.3	52.8	1	69.4	7.2	50
SA45CA	SA45CA	45	1	50	52.65	55.3	1	72.7	6.9	52
SA48CA	SA48CA	48	1	53.3	56.1	58.9	1	77.4	6.5	56
SA51CA	SA51CA	51	1	56.7	59.7	62.7	1	82.4	6.1	61
SA58CA	SA58CA	58	1	64.4	67.8	71.2	1	93.6	5.3	70
SA60CA	SA60CA	60	1	66.7	70.2	73.7	1	96.8	5.2	71

NOTES:

- 2. MiniMOSORB™ transient suppressors are normally selected according to the maximum working peak reverse voltage (V_{RWM}), which should be equal to or greater than the dc or continuous peak operating voltage level.
- 3. V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C.
- 4. Surge current waveform per Figure 3 and derate per Figures 1 and 2.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted.)

		V _{RWM}		Breakdown Voltage				V _C @ I _{PP} (Note 7.)		
	Device	(Note 5.)	I _R @ V _{RWM}	V_{BR}	(Note 6.) (N	/olts)	@ ե	V _C	I _{PP}	ΘV_{BR}
Device	Marking	(Volts)	(μΑ)	Min	Nom	Max	(mA)	(Volts)	(A)	(mV/°C)
SA64CA	SA64CA	64	1	71.1	74.85	78.6	1	103	4.9	76
SA70CA	SA70CA	70	1	77.8	81.9	86	1	113	4.4	85
SA78CA	SA78CA	78	1	86.7	91.25	95.8	1	126	4.0	95
SA85CA	SA85CA	85	1	94.4	99.2	104	1	137	3.6	103
SA90CA	SA90CA	90	1	100	105.5	111	1	146	3.4	110
SA100CA	SA100CA	100	1	111	117	123	1	162	3.1	123
SA110CA	SA110CA	110	1	122	128.5	135	1	177	2.8	133
SA120CA	SA120CA	120	1	133	140	147	1	193	2.5	146
SA130CA	SA130CA	130	1	144	151.5	159	1	209	2.4	158
SA150CA	SA150CA	150	1	167	176	185	1	243	2.1	184
SA160CA	SA160CA	160	1	178	187.5	197	1	259	1.9	196
SA170CA	SA170CA	170	1	189	199	209	1	275	1.8	208

NOTES:

- MiniMOSORB™ transient suppressors are normally selected according to the maximum working peak reverse voltage (V_{RWM}), which should be equal to or greater than the dc or continuous peak operating voltage level.
- 6. V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C.
- 7. Surge current waveform per Figure 3 and derate per Figures 1 and 2.




Figure 1. Pulse Rating Curve




Figure 3. Pulse Waveform




Figure 4. Steady State Power Derating

UL RECOGNITION*

The entire series including the bidirectional CA suffix has *Underwriters Laboratory Recognition* for the classification of protectors (QVGV2) under the UL standard for safety 497B and File #E 116110. Many competitors only have one or two devices recognized or have recognition in a non-protective category. Some competitors have no recognition at all. With the UL497B recognition, our parts successfully passed several tests including Strike Voltage

Breakdown test, Endurance Conditioning, Temperature test, Dielectric Voltage-Withstand test, Discharge test and several more.

Whereas, some competitors have only passed a flammability test for the package material, we have been recognized for much more to be included in their protector category.

*Applies to SA5.0A, CA - SA170A, CA.

1500 Watt Mosorb™ Zener Transient Voltage Suppressors

Bidirectional*

Mosorb devices are designed to protect voltage sensitive components from high voltage, high-energy transients. They have excellent clamping capability, high surge capability, low zener impedance and fast response time. These devices are ON Semiconductor's exclusive, cost-effective, highly reliable Surmetic axial leaded package and are ideally-suited for use in communication systems, numerical controls, process controls, medical equipment, business machines, power supplies and many other industrial/ consumer applications, to protect CMOS, MOS and Bipolar integrated circuits.



- Working Peak Reverse Voltage Range 5.8 V to 214 V
- Peak Power 1500 Watts @ 1 ms
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- Maximum Clamp Voltage @ Peak Pulse Current
- Low Leakage < 5 μA above 10 V
- UL 497B for Isolated Loop Circuit Protection
- Response Time is typically < 1 ns

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING PURPOSES:

230°C, 1/16" from the case for 10 seconds

POLARITY: Cathode band does not imply polarity

MOUNTING POSITION: Any

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Power Dissipation (Note 1.) @ T _L ≤ 25°C	P _{PK}	1500	Watts
Steady State Power Dissipation @ $T_L \le 75^{\circ}C$, Lead Length = $3/8''$ Derated above $T_L = 75^{\circ}C$	P _D	5.0 20	Watts mW/°C
Thermal Resistance, Junction-to-Lead	$R_{ heta JL}$	20	°C/W
Operating and Storage Temperature Range	T _J , T _{stg}	- 65 to +175	°C

^{1.} Nonrepetitive current pulse per Figure 4 and derated above $T_A = 25^{\circ}C$ per Figure 2.



ON Semiconductor™

http://onsemi.com





AXIAL LEAD CASE 41A PLASTIC



L = Assembly Location 1N6xxxCA = JEDEC Device Code 1.5KExxxCA = ON Device Code YY = Year WW = Work Week

ORDERING INFORMATION


Device	Packaging	Shipping
1.5KExxCA	Axial Lead	500 Units/Box
1.5KExxCARL4	Axial Lead	1500/Tape & Reel

^{*}Please see 1N6267A to 1N6306A (1.5KE6.8A – 1.5KE250A) for Unidirectional Devices

ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise noted)

` ' ' '	,
Symbol	Parameter
I _{PP}	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ IPP
V_{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V _{BR}	Breakdown Voltage @ I _T
Ι _Τ	Test Current
ΘV _{BR}	Maximum Temperature Coefficient of V _{BR}



ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted.)

	V _{RWM}			Breakdov	vn Voltage	,	V _C @ I _{PF}	(Note 4.)	
	(Note 2.)	I _R @ V _{RWM}	V _{BR}	(Note 3.) (Volts)	@ Һ	ν _c	I _{PP}	ΘV_{BR}
Device	(Volts)	(μΑ)	Min	Nom	Max	(mA)	(Volts)	(A)	(%/°C)
1.5KE6.8CA	5.8	1000	6.45	6.8	7.14	10	10.5	143	0.057
1.5KE7.5CA	6.4	500	7.13	7.5	7.88	10	11.3	132	0.061
1.5KE8.2CA	7.02	200	7.79	8.2	8.61	10	12.1	124	0.065
1.5KE9.1CA	7.78	50	8.65	9.1	9.55	1	13.4	112	0.068
1.5KE10CA	8.55	10	9.5	10	10.5	1	14.5	103	0.073
1.5KE11CA	9.4	5	10.5	11	11.6	1	15.6	96	0.075
1.5KE12CA	10.2	5	11.4	12	12.6	1	16.7	90	0.078
1.5KE13CA	11.1	5	12.4	13	13.7	1	18.2	82	0.081
1.5KE15CA	12.8	5	14.3	15	15.8	1	21.2	71	0.084
1.5KE16CA	13.6	5	15.2	16	16.8	1	22.5	67	0.086
1.5KE18CA	15.3	5	17.1	18	18.9	1	25.2	59.5	0.088
1.5KE20CA	17.1	5	19	20	21	1	27.7	54	0.09
1.5KE22CA	18.8	5	20.9	22	23.1	1	30.6	49	0.092
1.5KE24CA	20.5	5	22.8	24	25.2	1	33.2	45	0.094
1.5KE27CA	23.1	5	25.7	27	28.4	1	37.5	40	0.096
1.5KE30CA	25.6	5	28.5	30	31.5	1	41.4	36	0.097
1.5KE33CA	28.2	5	31.4	33	34.7	1	45.7	33	0.098
1.5KE36CA	30.8	5	34.2	36	37.8	1	49.9	30	0.099
1.5KE39CA	33.3	5	37.1	39	41	1	53.9	28	0.1
1.5KE43CA	36.8	5	40.9	43	45.2	1	59.3	25.3	0.101
1.5KE47CA	40.2	5	44.7	47	49.4	1	64.8	23.2	0.101
1.5KE51CA	43.6	5	48.5	51	53.6	1	70.1	21.4	0.102
1.5KE56CA	47.8	5	53.2	56	58.8	1	77	19.5	0.103
1.5KE62CA	53	5	58.9	62	65.1	1	85	17.7	0.104
1.5KE68CA	58.1	5	64.6	68	71.4	1	92	16.3	0.104
1.5KE75CA	64.1	5	71.3	75	78.8	1	103	14.6	0.105
1.5KE82CA	70.1	5	77.9	82	86.1	1	113	13.3	0.105
1.5KE91CA	77.8	5	86.5	91	95.5	1	125	12	0.106
1.5KE100CA	85.5	5	95	100	105	1	137	11	0.106
1.5KE110CA	94	5	105	110	116	1	152	9.9	0.107
1.5KE120CA	102	5	114	120	126	1	165	9.1	0.107
1.5KE130CA	111	5	124	130	137	1	179	8.4	0.107
1.5KE150CA	128	5	143	150	158	1	207	7.2	0.108
1.5KE160CA	136	5	152	160	168	1	219	6.8	0.108
1.5KE170CA	145	5	162	170	179	1	234	6.4	0.108
1.5KE180CA	154	5	171	180	189	1	246	6.1	0.108
1.5KE200CA	171	5	190	200	210	1	274	5.5	0.108
1.5KE220CA	185	5	209	220	231	1	328	4.6	0.109
1.5KE250CA	214	5	237	250	263	1	344	5	0.109

^{2.} A transient suppressor is normally selected according to the maximum working peak reverse voltage (V_{RWM}), which should be equal to or greater than the dc or continuous peak operating voltage level.

^{3.} V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C.
4. Surge current waveform per Figure 4 and derate per Figures 1 and 2.




Figure 1. Pulse Rating Curve

Figure 2. Pulse Derating Curve





Figure 3. Steady State Power Derating

Figure 4. Pulse Waveform






Figure 6. Typical Derating Factor for Duty Cycle

APPLICATION NOTES

RESPONSE TIME

In most applications, the transient suppressor device is placed in parallel with the equipment or component to be protected. In this situation, there is a time delay associated with the capacitance of the device and an overshoot condition associated with the inductance of the device and the inductance of the connection method. The capacitance effect is of minor importance in the parallel protection scheme because it only produces a time delay in the transition from the operating voltage to the clamp voltage as shown in Figure 7.

The inductive effects in the device are due to actual turn-on time (time required for the device to go from zero current to full current) and lead inductance. This inductive effect produces an overshoot in the voltage across the equipment or component being protected as shown in Figure 8. Minimizing this overshoot is very important in the application, since the main purpose for adding a transient suppressor is to clamp voltage spikes. These devices have excellent response time, typically in the picosecond range and negligible inductance. However, external inductive effects could produce unacceptable overshoot. Proper

circuit layout, minimum lead lengths and placing the suppressor device as close as possible to the equipment or components to be protected will minimize this overshoot.


Some input impedance represented by Z_{in} is essential to prevent overstress of the protection device. This impedance should be as high as possible, without restricting the circuit operation.


DUTY CYCLE DERATING

The data of Figure 1 applies for non-repetitive conditions and at a lead temperature of 25°C. If the duty cycle increases, the peak power must be reduced as indicated by the curves of Figure 6. Average power must be derated as the lead or ambient temperature rises above 25°C. The average power derating curve normally given on data sheets may be normalized and used for this purpose.

At first glance the derating curves of Figure 6 appear to be in error as the 10 ms pulse has a higher derating factor than the 10 μ s pulse. However, when the derating factor for a given pulse of Figure 6 is multiplied by the peak power value of Figure 1 for the same pulse, the results follow the expected trend.

TYPICAL PROTECTION CIRCUIT








Figure 7.

Figure 8.

UL RECOGNITION*

The entire series has *Underwriters Laboratory Recognition* for the classification of protectors (QVGV2) under the UL standard for safety 497B and File #116110. Many competitors only have one or two devices recognized or have recognition in a non-protective category. Some competitors have no recognition at all. With the UL497B recognition, our parts successfully passed several tests including Strike Voltage Breakdown test, Endurance

Conditioning, Temperature test, Dielectric Voltage-Withstand test, Discharge test and several more.

Whereas, some competitors have only passed a flammability test for the package material, we have been recognized for much more to be included in their Protector category.

*Applies to 1.5KE6.8CA - 1.5KE250CA

CLIPPER BIDIRECTIONAL DEVICES

- Clipper-bidirectional devices are available in the 1.5KEXXA series and are designated with a "CA" suffix; for example, 1.5KE18CA. Contact your nearest ON Semiconductor representative.
- Clipper-bidirectional part numbers are tested in both directions to electrical parameters in preceding table (except for V_F which does not apply).
- 3. The 1N6267A through 1N6303A series are JEDEC registered devices and the registration does not include a "CA" suffix. To order clipper-bidirectional devices one must add CA to the 1.5KE device title.

1N5908

1500 Watt Mosorb™ Zener Transient Voltage Suppressors

Unidirectional*

Mosorb devices are designed to protect voltage sensitive components from high voltage, high-energy transients. They have excellent clamping capability, high surge capability, low zener impedance and fast response time. These devices are ON Semiconductor's exclusive, cost-effective, highly reliable Surmetic™ axial leaded package and are ideally-suited for use in communication systems, numerical controls, process controls, medical equipment, business machines, power supplies and many other industrial/consumer applications, to protect CMOS, MOS and Bipolar integrated circuits.

Specification Features:

- Working Peak Reverse Voltage Range 5 V
- Peak Power 1500 Watts @ 1 ms
- Maximum Clamp Voltage @ Peak Pulse Current
- Low Leakage < 5 μA Above 10 V
- Response Time is Typically < 1 ns

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are

readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING PURPOSES:

230°C, 1/16" from the case for 10 seconds

POLARITY: Cathode indicated by polarity band

MOUNTING POSITION: Any

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Peak Power Dissipation (Note 1.) @ T _L ≤ 25°C	P _{PK}	1500	Watts
Steady State Power Dissipation @ T _L ≤ 75°C, Lead Length = 3/8"	P _D	5.0	Watts
Derated above T _L = 75°C		50	mW/°C
Thermal Resistance, Junction-to-Lead	$R_{ heta JL}$	20	°C/W
Forward Surge Current (Note 2.) @ T _A = 25°C	I _{FSM}	200	Amps
Operating and Storage Temperature Range	T _J , T _{stg}	- 65 to +175	°C

- 1. Nonrepetitive current pulse per Figure 4 and derated above $T_A = 25^{\circ}C$ per Figure 2.
- 1/2 sine wave (or equivalent square wave), PW = 8.3 ms, duty cycle = 4 pulses per minute maximum.
- * Bidirectional device will not be available in this device



ON Semiconductor™

http://onsemi.com





AXIAL LEAD CASE 41A PLASTIC




L = Assembly Location 1N5908 = JEDEC Device Code YY = Year WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping			
1N5908	Axial Lead	500 Units/Box			
1N5908RL4	Axial Lead	1500/Tape & Reel			

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 3.5$ V Max. @ I_F (Note 3.) = 100 A)

Symbol	Parameter
I _{PP}	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ I _{PP}
V_{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V_{BR}	Breakdown Voltage @ I _T
I _T	Test Current
l _F	Forward Current
V _F	Forward Voltage @ I _F



Uni-Directional TVS

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 3.5 \text{ V}$ Max. @ I_F (Note $3.^{\circ} = 53 \text{ A}$)

	V _{RWM}			Breakdow	n Voltage		٧	C (Volts) (Note 7.	Volts) (Note 7.)	
Device	(Note 5.)	I _R @ V _{RWM}	V _{BR} (Note 6.) (Volts)			@ ե				
(Note 4.)	(Volts)	(μΑ)	Min	Nom	Max	(mA)	@ l _{PP} = 120 A	@ l _{PP} = 60 A	@ I _{PP} = 30 A	
1N5908	5.0	300	6.0	_	_	1.0	8.5	8.0	7.6	

NOTES:

- 3. Square waveform, PW = 8.3 ms, Non-repetitive duty cycle.
 4. 1N5908 is JEDEC registered as a unidirectional device only (no bidirectional option)
- 5. A transient suppressor is normally selected according to the maximum working peak reverse voltage (V_{RWM}), which should be equal to or greater than the dc or continuous peak operating voltage level.
- 6. V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C and minimum voltages in V_{BR} are to be controlled.
 7. Surge current waveform per Figure 4 and derate per Figure 2 of the General Data 1500 W at the beginning of this group




Figure 1. Pulse Rating Curve

Figure 2. Pulse Derating Curve




Figure 3. Steady State Power Derating

Figure 4. Pulse Waveform




Figure 5. Typical Derating Factor for Duty Cycle

APPLICATION NOTES

RESPONSE TIME

In most applications, the transient suppressor device is placed in parallel with the equipment or component to be protected. In this situation, there is a time delay associated with the capacitance of the device and an overshoot condition associated with the inductance of the device and the inductance of the connection method. The capacitance effect is of minor importance in the parallel protection scheme because it only produces a time delay in the transition from the operating voltage to the clamp voltage as shown in Figure 6.

The inductive effects in the device are due to actual turn-on time (time required for the device to go from zero current to full current) and lead inductance. This inductive effect produces an overshoot in the voltage across the equipment or component being protected as shown in Figure 7. Minimizing this overshoot is very important in the application, since the main purpose for adding a transient suppressor is to clamp voltage spikes. These devices have excellent response time, typically in the picosecond range and negligible inductance. However, external inductive effects could produce unacceptable overshoot. Proper

circuit layout, minimum lead lengths and placing the suppressor device as close as possible to the equipment or components to be protected will minimize this overshoot.

Some input impedance represented by Z_{in} is essential to prevent overstress of the protection device. This impedance should be as high as possible, without restricting the circuit operation.

DUTY CYCLE DERATING

The data of Figure 1 applies for non-repetitive conditions and at a lead temperature of 25°C. If the duty cycle increases, the peak power must be reduced as indicated by the curves of Figure 5. Average power must be derated as the lead or ambient temperature rises above 25°C. The average power derating curve normally given on data sheets may be normalized and used for this purpose.

At first glance the derating curves of Figure 5 appear to be in error as the 10 ms pulse has a higher derating factor than the 10 μ s pulse. However, when the derating factor for a given pulse of Figure 5 is multiplied by the peak power value of Figure 1 for the same pulse, the results follow the expected trend.

TYPICAL PROTECTION CIRCUIT




Figure 6. Figure 7.

1N5908

CLIPPER BIDIRECTIONAL DEVICES

- Clipper-bidirectional devices are available in the 1.5KEXXA series and are designated with a "CA" suffix; for example, 1.5KE18CA. Contact your nearest ON Semiconductor representative.
- 2. Clipper-bidirectional part numbers are tested in both directions to electrical parameters in preceding table (except for V_F which does not apply).
- 3. The 1N6267A through 1N6303A series are JEDEC registered devices and the registration does not include a "CA" suffix. To order clipper-bidirectional devices one must add CA to the 1.5KE device title.

1N6373 - 1N6381 Series (ICTE-5 - ICTE-36, MPTE-5 - MPTE-45)

1500 Watt Peak Power Mosorb™ Zener Transient Voltage Suppressors

Unidirectional*

Mosorb devices are designed to protect voltage sensitive components from high voltage, high-energy transients. They have excellent clamping capability, high surge capability, low zener impedance and fast response time. These devices are ON Semiconductor's exclusive, cost-effective, highly reliable Surmetic™ axial leaded package and are ideally-suited for use in communication systems, numerical controls, process controls, medical equipment, business machines, power supplies and many other industrial/consumer applications, to protect CMOS, MOS and Bipolar integrated circuits.

Specification Features:

- Working Peak Reverse Voltage Range 5 V to 45 V
- Peak Power 1500 Watts @ 1 ms
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- Maximum Clamp Voltage @ Peak Pulse Current
- Low Leakage < 5 μA Above 10 V
- Response Time is Typically < 1 ns

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are

readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING PURPOSES:

230°C, 1/16" from the case for 10 seconds

POLARITY: Cathode indicated by polarity band

MOUNTING POSITION: Any

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Power Dissipation (Note 1.) @ T _L ≤ 25°C	P _{PK}	1500	Watts
Steady State Power Dissipation @ T _L ≤ 75°C, Lead Length = 3/8″	P _D	5.0	Watts
Derated above T _L = 75°C		20	mW/°C
Thermal Resistance, Junction-to-Lead	$R_{ heta JL}$	20	°C/W
Forward Surge Current (Note 2.) @ T _A = 25°C	I _{FSM}	200	Amps
Operating and Storage Temperature Range	T _J , T _{stg}	- 65 to +175	°C

^{*}Please see 1N6382 – 1N6389 (ICTE–10C – ICTE–36C, MPTE–8C – MPTE–45C) for Bidirectional Devices




ON Semiconductor™

http://onsemi.com







L = Assembly Location
MPTE-xx = ON Device Code
ICTE-xx = ON Device Code
1N63xx = JEDEC Device Code
YY = Year
WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping			
MPTE-xx	Axial Lead	500 Units/Box			
MPTE-xxRL4	Axial Lead	1500/Tape & Reel			
ICTE-xx	Axial Lead	500 Units/Box			
ICTE-xxRL4	Axial Lead	1500/Tape & Reel			
1N63xx	Axial Lead	500 Units/Box			
1N63xxRL4	Axial Lead	1500/Tape & Reel			


NOTES:

- Nonrepetitive current pulse per Figure 5 and derated above T_A = 25°C per Figure 2.
- 1/2 sine wave (or equivalent square wave), PW = 8.3 ms, duty cycle = 4 pulses per minute maximum.

1N6373 - 1N6381 Series (ICTE-5 - ICTE-36, MPTE-5 - MPTE-45)

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 3.5 \text{ V Max}$. @ I_F (Note 3.) = 100 A)

Symbol	Parameter
Ipp	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ I _{PP}
V _{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V _{BR}	Breakdown Voltage @ I _T
I _T	Test Current
ΘV _{BR}	Maximum Temperature Variation of V _{BR}
I _F	Forward Current
V_{F}	Forward Voltage @ I _F



Uni-Directional TVS

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 3.5 \text{ V Max.}$ @ I_F (Note 3.) = 100 A)

		V _{RWM}	I _R @	Breakdown Voltage			V _C @ I _{PP}	(Note 6.)	V _C (Volts)	(Note 6.)		
JEDEC Device	Device	(Note 4.)	V _{RWM}	V _{BR} ((Note 5.)	(Volts)	@ Һ	v _c	I _{PP}	@ l _{PP} =	@ l _{pp} =	ΘV_{BR}
(ON Device)	Marking	(Volts)	(μΑ)	Min	Nom	Max	(mA)	(Volts)	(A)	— прр – 1 А	10 A	(mV/°C)
1N6373 (MPTE-5)	1N6373 MPTE-5	5.0	300	6.0	_	_	1.0	9.4	160	7.1	7.5	4.0
1N6374 (MPTE-8)	1N6374 MPTE-8	8.0	25	9.4	_	-	1.0	15	100	11.3	11.5	8.0
1N6375 (MPTE-10)	1N6375 MPTE-10	10	2.0	11.7	-	-	1.0	16.7	90	13.7	14.1	12
1N6376 (MPTE-12)	1N6376 MPTE-12	12	2.0	14.1	-	-	1.0	21.2	70	16.1	16.5	14
1N6377 (MPTE-15)	1N6377 MPTE-15	15	2.0	17.6	_	_	1.0	25	60	20.1	20.6	18
1N6378 (MPTE-18)	1N6378 MPTE-18	18	2.0	21.2	_	_	1.0	30	50	24.2	25.2	21
1N6379 (MPTE-22)	1N6379 MPTE-22	22	2.0	25.9	_	_	1.0	37.5	40	29.8	32	26
1N6380 (MPTE-36)	1N6380 MPTE-36	36	2.0	42.4	_	-	1.0	65.2	23	50.6	54.3	50
1N6381 (MPTE-45)	1N6381 MPTE-45	45	2.0	52.9	-	-	1.0	78.9	19	63.3	70	60
ICTE-5 ICTE-10 ICTE-12	ICTE-5 ICTE-10 ICTE-12	5.0 10 12	300 2.0 2.0	6.0 11.7 14.1	- - -	1 1 1	1.0 1.0 1.0	9.4 16.7 21.2	160 90 70	7.1 13.7 16.1	7.5 14.1 16.5	4.0 8.0 12
ICTE-15 ICTE-18 ICTE-22 ICTE-36	ICTE-15 ICTE-18 ICTE-22 ICTE-36	15 18 22 36	2.0 2.0 2.0 2.0	17.6 21.2 25.9 42.4	- - -	- - -	1.0 1.0 1.0 1.0	25 30 37.5 65.2	60 50 40 23	20.1 24.2 29.8 50.6	20.6 25.2 32 54.3	14 18 21 26

NOTES:

- 3. Square waveform, PW = 8.3 ms, Non-repetitive duty cycle.
- 4. A transient suppressor is normally selected according to the maximum working peak reverse voltage (V_{RWM}), which should be equal to or greater than the dc or continuous peak operating voltage level.
- 5. V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C and minimum voltage in V_{BR} is to be controlled.
- 6. Surge current waveform per Figure 5 and derate per Figures 1 and 2.

1N6373 - 1N6381 Series (ICTE-5 - ICTE-36, MPTE-5 - MPTE-45)





Figure 1. Pulse Rating Curve

Figure 2. Pulse Derating Curve






Figure 3. Capacitance versus Breakdown Voltage




Figure 4. Steady State Power Derating

Figure 5. Pulse Waveform

1N6373 - 1N6381 Series (ICTE-5 - ICTE-36, MPTE-5 - MPTE-45)




Figure 6. Dynamic Impedance




Figure 7. Typical Derating Factor for Duty Cycle

APPLICATION NOTES

RESPONSE TIME

In most applications, the transient suppressor device is placed in parallel with the equipment or component to be protected. In this situation, there is a time delay associated with the capacitance of the device and an overshoot condition associated with the inductance of the device and the inductance of the connection method. The capacitance effect is of minor importance in the parallel protection scheme because it only produces a time delay in the transition from the operating voltage to the clamp voltage as shown in Figure 8.

The inductive effects in the device are due to actual turn-on time (time required for the device to go from zero current to full current) and lead inductance. This inductive effect produces an overshoot in the voltage across the equipment or component being protected as shown in Figure 9. Minimizing this overshoot is very important in the application, since the main purpose for adding a transient suppressor is to clamp voltage spikes. These devices have excellent response time, typically in the picosecond range and negligible inductance. However, external inductive effects could produce unacceptable overshoot. Proper

circuit layout, minimum lead lengths and placing the suppressor device as close as possible to the equipment or components to be protected will minimize this overshoot.


Some input impedance represented by Z_{in} is essential to prevent overstress of the protection device. This impedance should be as high as possible, without restricting the circuit operation.


DUTY CYCLE DERATING

The data of Figure 1 applies for non-repetitive conditions and at a lead temperature of 25°C. If the duty cycle increases, the peak power must be reduced as indicated by the curves of Figure 7. Average power must be derated as the lead or ambient temperature rises above 25°C. The average power derating curve normally given on data sheets may be normalized and used for this purpose.

At first glance the derating curves of Figure 7 appear to be in error as the 10 ms pulse has a higher derating factor than the 10 μ s pulse. However, when the derating factor for a given pulse of Figure 7 is multiplied by the peak power value of Figure 1 for the same pulse, the results follow the expected trend.

TYPICAL PROTECTION CIRCUIT





V INDUCTIVE EFFECTS

VL

V_{in} (TRANSIENT)

Figure 8.

Figure 9.

1N6382 - 1N6389 Series (ICTE-10C - ICTE-36C, MPTE-8C - MPTE-45C)

1500 Watt Peak Power Mosorb™ Zener Transient Voltage Suppressors

Bidirectional*

Mosorb devices are designed to protect voltage sensitive components from high voltage, high—energy transients. They have excellent clamping capability, high surge capability, low zener impedance and fast response time. These devices are ON Semiconductor's exclusive, cost-effective, highly reliable Surmetic™ axial leaded package and are ideally-suited for use in communication systems, numerical controls, process controls, medical equipment, business machines, power supplies and many other industrial/consumer applications, to protect CMOS, MOS and Bipolar integrated circuits.

Specification Features:

- Working Peak Reverse Voltage Range 8 V to 45 V
- Peak Power 1500 Watts @ 1 ms
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- Maximum Clamp Voltage @ Peak Pulse Current
- Low Leakage < 5 μA Above 10 V
- Response Time is Typically < 1 ns

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are

readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING PURPOSES:

230°C, 1/16" from the case for 10 seconds

POLARITY: Cathode band does not imply polarity

MOUNTING POSITION: Any

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Peak Power Dissipation (Note 1.) @ $T_L \le 25^{\circ}C$	P _{PK}	1500	Watts
Steady State Power Dissipation @ $T_L \le 75^{\circ}C$, Lead Length = $3/8''$ Derated above $T_L = 75^{\circ}C$	P _D	5.0 20	Watts mW/°C
Thermal Resistance, Junction-to-Lead	$R_{ heta JL}$	20	°C/W
Operating and Storage Temperature Range	T _J , T _{stg}	- 65 to +175	°C

Nonrepetitive current pulse per Figure 4 and derated above T_A = 25°C per Figure 2.




ON Semiconductor™

http://onsemi.com







L = Assembly Location
MPTE-xxC = ON Device Code
ICTE-xxC = ON Device Code
1N63xx = JEDEC Device Code
YY = Year
WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping			
MPTE-xxC	Axial Lead	500 Units/Box			
MPTE-xxCRL4	Axial Lead	1500/Tape & Reel			
ICTE-xxC	Axial Lead	500 Units/Box			
ICTE-xxCRL4	Axial Lead	1500/Tape & Reel			
1N63xx	Axial Lead	500 Units/Box			
1N63xxRL4	Axial Lead	1500/Tape & Reel			


^{*}Please see 1N6373 – 1N6381 (ICTE-5 – ICTE-36, MPTE-5 – MPTE-45) for Unidirectional Devices

1N6382 - 1N6389 Series (ICTE-10C - ICTE-36C, MPTE-8C - MPTE-45C)

ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise noted)

	•
Symbol	Parameter
I _{PP}	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ IPP
V_{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V_{BR}	Breakdown Voltage @ I _T
I _T	Test Current
ΘV_{BR}	Maximum Temperature Variation of V _{BR}



ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

		I _R @	В	reakdow	n Voltaç	je	V _C @ I _{PP}	(Note 4.)	V _C (Volts)			
JEDEC Device	Device	V _{RWM} (Note 2.)	V _{RWM}	V_{BR}	(Note 3.)	(Volts)	@ Һ	ν _c	I _{PP}	@ I pp	@ I _{PP}	ΘV_{BR}
(ON Device)	Marking	(Volts)	(μΑ)	Min	Nom	Max	(mA)	(Volts)	(A)	= 1 A	= 10 A	(mV/°C)
1N6382 (MPTE-8C)	1N6382 MPTE-8C	8.0	25	9.4	-	ı	1.0	15	100	11.3	11.5	8.0
1N6383 (MPTE-10C)	1N6383 MPTE-10C	10	2.0	11.7	-	ı	1.0	16.7	90	13.7	14.1	12
1N6384 (MPTE-12C)	1N6384 MPTE-12C	12	2.0	14.1	-	ı	1.0	21.2	70	16.1	16.5	14
1N6385 (MPTE-15C)	1N6385 MPTE-15C	15	2.0	17.6	-	_	1.0	25	60	20.1	20.6	18
1N6386 (MPTE-18C)	1N6386 MPTE-18C	18	2.0	21.2	-	_	1.0	30	50	24.2	25.2	21
1N6387 (MPTE-22C)	1N6387 MPTE-22C	22	2.0	25.9	-	_	1.0	37.5	40	29.8	32	26
1N6388 (MPTE-36C)	1N6388 MPTE-36C	36	2.0	42.4	-	_	1.0	65.2	23	50.6	54.3	50
1N6389 (MPTE-45C)	1N6389 MPTE-45C	45	2.0	52.9	_	-	1.0	78.9	19	63.3	70	60
ICTE-10C ICTE-12C	ICTE-10C ICTE-12C	10 12	2.0 2.0	11.7 14.1	- -	_ _	1.0 1.0	16.7 21.2	90 70	13.7 16.1	14.1 16.5	8.0 12
ICTE-15C ICTE-18C	ICTE-15C ICTE-18C	15 18	2.0	17.6 21.2	- -	-	1.0	25 30	60 50	20.1 24.2	20.6 25.2	14 18
ICTE-22C ICTE-36C	ICTE-22C ICTE-36C	22 36	2.0 2.0	25.9 42.4	_ _	- 1	1.0 1.0	37.5 65.2	40 23	29.8 50.6	32 54.3	21 26

NOTES:

- 2. A transient suppressor is normally selected according to the maximum working peak reverse voltage (V_{RWM}), which should be equal to or greater than the dc or continuous peak operating voltage level.
- V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C and minimum voltage in V_{BR} is to be controlled.
 Surge current waveform per Figure 4 and derate per Figures 1 and 2.

1N6382 - 1N6389 Series (ICTE-10C - ICTE-36C, MPTE-8C - MPTE-45C)




Figure 1. Pulse Rating Curve

Figure 2. Pulse Derating Curve




Figure 3. Steady State Power Derating

Figure 4. Pulse Waveform

1N6382 - 1N6389 Series (ICTE-10C - ICTE-36C, MPTE-8C - MPTE-45C)




Figure 5. Dynamic Impedance




Figure 6. Typical Derating Factor for Duty Cycle

APPLICATION NOTES

RESPONSE TIME

In most applications, the transient suppressor device is placed in parallel with the equipment or component to be protected. In this situation, there is a time delay associated with the capacitance of the device and an overshoot condition associated with the inductance of the device and the inductance of the connection method. The capacitance effect is of minor importance in the parallel protection scheme because it only produces a time delay in the transition from the operating voltage to the clamp voltage as shown in Figure 7.

The inductive effects in the device are due to actual turn-on time (time required for the device to go from zero current to full current) and lead inductance. This inductive effect produces an overshoot in the voltage across the equipment or component being protected as shown in Figure 8. Minimizing this overshoot is very important in the application, since the main purpose for adding a transient suppressor is to clamp voltage spikes. These devices have excellent response time, typically in the picosecond range and negligible inductance. However, external inductive effects could produce unacceptable overshoot. Proper

circuit layout, minimum lead lengths and placing the suppressor device as close as possible to the equipment or components to be protected will minimize this overshoot.

Some input impedance represented by Z_{in} is essential to prevent overstress of the protection device. This impedance should be as high as possible, without restricting the circuit operation.

DUTY CYCLE DERATING

The data of Figure 1 applies for non-repetitive conditions and at a lead temperature of 25°C. If the duty cycle increases, the peak power must be reduced as indicated by the curves of Figure 6. Average power must be derated as the lead or ambient temperature rises above 25°C. The average power derating curve normally given on data sheets may be normalized and used for this purpose.

At first glance the derating curves of Figure 6 appear to be in error as the 10 ms pulse has a higher derating factor than the 10 μ s pulse. However, when the derating factor for a given pulse of Figure 6 is multiplied by the peak power value of Figure 1 for the same pulse, the results follow the expected trend.

TYPICAL PROTECTION CIRCUIT




Figure 7. Figure 8.

CHAPTER 4 Transient Voltage Suppressors – Surface Mounted Data Sheets

Zener Transient Voltage Suppressor POWERMITE[®] Package

The 1PMT5.0AT3 Series is designed to protect voltage sensitive components from high voltage, high energy transients. Excellent clamping capability, high surge capability, low zener impedance and fast response time. The advanced packaging technique provides for a highly efficient micro miniature, space saving surface mount with its unique heat sink design. The POWERMITE has the same thermal performance as the SMA while being 50% smaller in footprint area, and delivering one of the lowest height profiles (1.1 mm) in the industry. Because of its small size, it is ideal for use in cellular phones, portable devices, business machines, power supplies and many other industrial/consumer applications.

Specification Features:

- Stand-off Voltage: 5 58 Volts
- Peak Power 175 Watts @ 1 ms
- Maximum Clamp Voltage @ Peak Pulse Current
- Low Leakage
- Response Time is Typically < 1 ns
- ESD Rating of Class 3 (> 16 kV) per Human Body Model
- Low Profile Maximum Height of 1.1 mm
- Integral Heat Sink/Locking Tabs
- Full Metallic Bottom Eliminates Flux Entrapment
- Small Footprint Footprint Area of 8.45 mm²
- Supplied in 12 mm Tape and Reel 12,000 Units per Reel
- POWERMITE is JEDEC Registered as DO-216AA
- Cathode Indicated by Polarity Band

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are readily solderable

MOUNTING POSITION: Any

MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:


260°C for 10 Seconds



ON Semiconductor™

http://onsemi.com


PLASTIC SURFACE MOUNT ZENER OVERVOLTAGE TRANSIENT SUPPRESSOR 5 – 58 VOLTS 175 WATT PEAK POWER





POWERMITE CASE 457 PLASTIC

MARKING DIAGRAM



Mxx = Specific Device Code

xx = 5 - 58

(See Table Next Page)

D = Date Code

ORDERING INFORMATION

Device	Package	Shipping			
1PMTxxAT	POWERMITE	12,000/Tape & Reel			

LEAD ORIENTATION IN TAPE:

Cathode (Short) Lead to Sprocket Holes


MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Maximum P_{pk} Dissipation @ $T_A = 25$ °C, (PW-10/1000 μ s) (Note 1.)	P _{pk}	175	W
Maximum P_{pk} Dissipation @ $T_A = 25$ °C, (PW-8/20 μ s) (Note 1.)	P _{pk}	1000	W
DC Power Dissipation @ T _A = 25°C (Note 2.) Derate above 25°C Thermal Resistance from Junction to Ambient	P _D	500 4.0 248	mW mW/°C °C/W
Thermal Resistance from Junction to Lead (Anode)	$R_{ heta Janode}$	35	°C/W
Maximum DC Power Dissipation (Note 3.) Thermal Resistance from Junction to Tab (Cathode)	P_{D} $R_{ heta J cathode}$	3.2 23	W °C/W
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C

- 1. Non-repetitive current pulse at $T_A = 25$ °C.
- 2. Mounted with recommended minimum pad size, DC board FR-4.
- 3. At Tab (Cathode) temperature, $T_{tab} = 75^{\circ}C$

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 3.5$ V Max. @ I_F (Note 4.) = 35 A)

Symbol	Parameter
I _{PP}	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ I _{PP}
V _{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V _{BR}	Breakdown Voltage @ I _T
I _T	Test Current
I _F	Forward Current
V _F	Forward Voltage @ I _F




ELECTRICAL CHARACTERISTICS ($T_L = 30$ °C unless otherwise noted, $V_F = 1.25$ Volts @ 200 mA)

		V_{RWM}	V _{BR} @ I _T (V) (Note 6.)			I _T	I _R @ V _{RWM}	V _C @ I _{PP}	I _{PP} (A)
Device	Marking	(Note 5.)	Min	Nom	Max	(mA)	(μΑ)	(V)	(Note 7.)
1PMT5.0AT3	MKE	5.0	6.4	6.7	7.0	10	800	9.2	19
1PMT7.0AT3	MKM	7.0	7.78	8.2	8.6	10	500	12	14.6
1PMT12AT3	MLE	12	13.3	14.0	14.7	1.0	5.0	19.9	8.8
1PMT16AT3	MLP	16	17.8	18.75	19.7	1.0	5.0	26	7.0
1PMT18AT3	MLT	18	20.0	21.0	22.1	1.0	5.0	29.2	6.0
1PMT22AT3	MLX	22	24.4	25.6	26.9	1.0	5.0	35.5	4.9
1PMT24AT3	MLZ	24	26.7	28.1	29.5	1.0	5.0	38.9	4.5
1PMT26AT3	MME	26	28.9	30.4	31.9	1.0	5.0	42.1	4.2
1PMT28AT3	MMG	28	31.1	32.8	34.4	1.0	5.0	45.4	3.9
1PMT30AT3	MMK	30	33.3	35.1	36.8	1.0	5.0	48.4	3.6
1PMT33AT3	MMM	33	36.7	38.7	40.6	1.0	5.0	53.3	3.3
1PMT36AT3	MMP	36	40.0	42.1	44.2	1.0	5.0	58.1	3.0
1PMT40AT3	MMR	40	44.4	46.8	49.1	1.0	5.0	64.5	2.7
1PMT48AT3	MMX	48	53.3	56.1	58.9	1.0	5.0	77.4	2.3
1PMT51AT3	MMZ	51	56.7	59.7	62.7	1.0	5.0	82.4	2.1
1PMT58AT3	MNG	58	64.4	67.8	71.2	1.0	5.0	93.6	1.9

- 4. 1/2 sine wave (or equivalent square wave), PW = 8.3 ms, duty cycle = 4 pulses per minute maximum.
- 5. A transient suppressor is normally selected according to the Working Peak Reverse Voltage (V_{RWM}) which should be equal to or greater than the DC or continuous peak operating voltage level.
- 6. V_{BR} measured at pulse test current I_T at ambient temperature of 25°C.
- 7. Surge current waveform per Figure 2 and derate per Figure 4.

TYPICAL PROTECTION CIRCUIT






Figure 1. Pulse Rating Curve

Figure 2. 10 X 1000 µs Pulse Waveform




Figure 3. 8 X 20 µs Pulse Waveform

Figure 4. Pulse Derating Curve




Figure 5. Typical Derating Factor for Duty Cycle

Figure 6. Steady State Power Derating




Figure 7. Forward Voltage

Figure 8. Capacitance versus Working Peak Reverse Voltage

400 Watt Peak Power Zener Transient Voltage Suppressors

Unidirectional*

The SMA series is designed to protect voltage sensitive components from high voltage, high energy transients. They have excellent clamping capability, high surge capability, low zener impedance and fast response time. The SMA series is supplied in ON Semiconductor's exclusive, cost-effective, highly reliable Surmetic™ package and is ideally suited for use in communication systems, automotive, numerical controls, process controls, medical equipment, business machines, power supplies and many other industrial/consumer applications.

Specification Features:

- Working Peak Reverse Voltage Range 5.0 V to 78 V
- Standard Zener Breakdown Voltage Range 6.7 V to 91.25 V
- Peak Power 400 Watts @ 1 ms
- ESD Rating of Class 3 (> 16 KV) per Human Body Model
- Response Time is Typically < 1 ns
- Flat Handling Surface for Accurate Placement
- Package Design for Top Slide or Bottom Circuit Board Mounting
- Low Profile Package

Mechanical Characteristics:

CASE: Void-free, transfer-molded plastic

FINISH: All external surfaces are corrosion resistant and leads are readily solderable

MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:

260°C for 10 Seconds

POLARITY: Cathode indicated by molded polarity notch or polarity band

MOUNTING POSITION: Any

MAXIMUM RATINGS

Please See the Table on the Following Page



ON Semiconductor™

http://onsemi.com

PLASTIC SURFACE MOUNT ZENER OVERVOLTAGE TRANSIENT SUPPRESSORS 5.0–78 VOLTS 400 WATTS PEAK POWER





SMA CASE 403B PLASTIC

MARKING DIAGRAM



xx = Specific Device Code (See Table on Page 100)

LL = Assembly Location

Y = Year WW = Work Week

ORDERING INFORMATION

Device †	Package	Shipping			
1SMAxxAT3	SMA	5000/Tape & Reel			

^{*}Please see 1SMA10CAT3 to 1SMA78CAT3 for Bidirectional devices.

†The "T3" suffix refers to a 13 inch reel.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Power Dissipation (Note 1.) @ T _L = 25°C, Pulse Width = 1 ms	P _{PK}	400	W
DC Power Dissipation @ T _L = 75°C Measured Zero Lead Length (Note 2.) Derate Above 75°C	P _D	1.5 20	W mW/°C
Thermal Resistance from Junction to Lead	$R_{ hetaJL}$	50	°C/W
DC Power Dissipation (Note 3.) @ T _A = 25°C Derate Above 25°C Thermal Resistance from Junction to Ambient	P _D R _{θJA}	0.5 4.0 250	W mW/°C °C/W
Forward Surge Current (Note 4.) @ T _A = 25°C	I _{FSM}	40	А
Operating and Storage Temperature Range	T _J , T _{stg}	-65 to +150	°C


- 1. 10 X 1000 μs, non-repetitive
- 2. 1" square copper pad, FR-4 board
- 3. FR-4 board, using ON Semiconductor minimum recommended footprint, as shown in 403B case outline dimensions spec.
- 4. 1/2 sine wave (or equivalent square wave), PW = 8.3 ms, duty cycle = 4 pulses per minute maximum.

ELECTRICAL CHARACTERISTICS

($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 3.5$ V Max. @ $I_F = 30$ A for all types) (Note 5.)

Symbol	Parameter
I _{PP}	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ I _{PP}
V _{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V _{BR}	Breakdown Voltage @ I _T
I _T	Test Current
I _F	Forward Current
V _F	Forward Voltage @ I _F

5. 1/2 sine wave or equivalent, PW = 8.3 ms, non–repetitive duty cycle.



ELECTRICAL CHARACTERISTICS


		V _{RWM}		Breakdown Voltage				V _C @ I _{PP} (Note 8.)		
	Device	(Note 6.) I _R @ V _{RWM}		V _{BR} (Volts) (No	ote 7.)	@ h	٧c	I _{PP}	
Device	Marking	Volts	μ Α	Min	Nom	Max	mA	Volts	Amps	
1SMA5.0AT3	QE	5.0	400	6.4	6.7	7.0	10	9.2	43.5	
1SMA6.0AT3	QG	6.0	400	6.67	7.02	7.37	10	10.3	38.8	
1SMA6.5AT3	QK	6.5	250	7.22	7.6	7.98	10	11.2	35.7	
1SMA7.0AT3	QM	7.0	250	7.78	8.19	8.6	10	12.0	33.3	
1SMA7.5AT3	QP	7.5	50	8.33	8.77	9.21	1	12.9	31.0	
1SMA8.0AT3	QR	8.0	25	8.89	9.36	9.83	1	13.6	29.4	
1SMA8.5AT3	QT	8.5	5.0	9.44	9.92	10.4	1	14.4	27.8	
1SMA9.0AT3	QV	9.0	2.5	10	10.55	11.1	1	15.4	26.0	
1SMA10AT3	QX	10	2.5	11.1	11.7	12.3	1	17.0	23.5	
1SMA11AT3	QZ	11	2.5	12.2	12.85	13.5	1	18.2	22.0	
1SMA12AT3	RE	12	2.5	13.3	14.0	14.7	1	19.9	20.1	
1SMA13AT3	RG	13	2.5	14.4	15.15	15.9	1	21.5	18.6	
1SMA14AT3	RK	14	2.5	15.6	16.4	17.2	1	23.2	17.2	
1SMA15AT3	RM	15	2.5	16.7	17.6	18.5	1	24.4	16.4	
1SMA16AT3	RP	16	2.5	17.8	18.75	19.7	1	26.0	15.4	
1SMA17AT3	RR	17	2.5	18.9	19.9	20.9	1	27.6	14.5	
1SMA18AT3	RT	18	2.5	20	21.05	22.1	1	29.2	13.7	
1SMA20AT3	RV	20	2.5	22.2	23.35	24.5	1	32.4	12.3	
1SMA22AT3	RX	22	2.5	24.4	25.65	26.9	1	35.5	11.3	
1SMA24AT3	RZ	24	2.5	26.7	28.1	29.5	1	38.9	10.3	
1SMA26AT3	SE	26	2.5	28.9	30.4	31.9	1	42.1	9.5	
1SMA28AT3	SG	28	2.5	31.1	32.75	34.4	1	45.4	8.8	
1SMA30AT3	SK	30	2.5	33.3	35.05	36.8	1	48.4	8.3	
1SMA33AT3	SM	33	2.5	36.7	38.65	40.6	1	53.3	7.5	
1SMA36AT3	SP	36	2.5	40	42.1	44.2	1	58.1	6.9	
1SMA40AT3	SR	40	2.5	44.4	46.75	49.1	1	64.5	6.2	
1SMA43AT3	ST	43	2.5	47.8	50.3	52.8	1	69.4	5.8	
1SMA45AT3	SV	45	2.5	50	52.65	55.3	1	72.2	5.5	
1SMA48AT3	SX	48	2.5	53.3	56.1	58.9	1	77.4	5.2	
1SMA51AT3	SZ	51	2.5	56.7	59.7	62.7	1	82.4	4.9	
1SMA54AT3	TE	54	2.5	60	63.15	66.3	1	87.1	4.6	
1SMA58AT3	TG	58	2.5	64.4	67.8	71.5	1	93.6	4.3	
1SMA60AT3	TK	60	2.5	66.7	70.2	73.7	1	96.8	4.1	
1SMA64AT3	TM	64	2.5	71.1	74.85	78.6	1	103	3.9	
1SMA70AT3	TP	70	2.5	77.8	81.9	86.0	1	113	3.5	
1SMA75AT3	TR	75	2.5	83.3	87.7	92.1	1	121	3.3	
1SMA78AT3	TS	78	2.5	86.7	91.25	95.8	1	126	3.2	

^{6.} A transient suppressor is normally selected according to the working peak reverse voltage (V_{RWM}), which should be equal to or greater than the DC or continuous peak operating voltage level

^{7.} V_{BR} measured at pulse test current I_{T} at an ambient temperature of 25°C

^{8.} Surge current waveform per Figure 2 and derate per Figure 3 $\,$


RATING AND TYPICAL CHARACTERISTIC CURVES



120 $T_A = 25^{\circ}C$ \leq 10 μ s PW (ID) IS DEFINED AS THE lppm, PEAK PULSE CURRENT (%) 100 POINT WHERE THE PEAK CURRENT PEAK VALUE $^-$ DECAYS TO 50% OF I_{pp}. 80 60 HALF VALUE - I_{DD}/2 40 10/1000 μs WAVEFORM AS DEFINED BY R.E.A. 20 0 0 t, TIME (ms)

Figure 1. Pulse Rating Curve

Figure 2. Pulse Waveform






Figure 3. Pulse Derating Curve

Figure 4. Typical Junction Capacitance




Figure 5. Steady State Power Derating

1SMA10CAT3 Series

400 Watt Peak Power Zener Transient Voltage Suppressors

Bidirectional*

The SMA series is designed to protect voltage sensitive components from high voltage, high energy transients. They have excellent clamping capability, high surge capability, low zener impedance and fast response time. The SMA series is supplied in ON Semiconductor's exclusive, cost-effective, highly reliable Surmetic™ package and is ideally suited for use in communication systems, automotive, numerical controls, process controls, medical equipment, business machines, power supplies and many other industrial/consumer applications.

Specification Features:

- Working Peak Reverse Voltage Range 10 V to 78 V
- Standard Zener Breakdown Voltage Range 11.7 V to 91.3 V
- Peak Power 400 Watts @ 1 ms
- ESD Rating of Class 3 (> 16 KV) per Human Body Model
- Response Time is Typically < 1 ns
- Flat Handling Surface for Accurate Placement
- Package Design for Top Slide or Bottom Circuit Board Mounting
- Low Profile Package

Mechanical Characteristics:

CASE: Void-free, transfer-molded plastic

FINISH: All external surfaces are corrosion resistant and leads are readily solderable

MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:

260°C for 10 Seconds

POLARITY: Cathode polarity notch does not indicate polarity

MOUNTING POSITION: Any

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Power Dissipation (Note 1.) @ T _L = 25°C, Pulse Width = 1 ms	P _{PK}	400	W
DC Power Dissipation @ T _L = 75°C Measured Zero Lead Length (Note 2.)	P _D	1.5	W
Derate Above 75°C		20	mW/°C
Thermal Resistance from Junction to Lead	$R_{ heta JL}$	50	°C/W
DC Power Dissipation (Note 3.) @ T _A = 25°C Derate Above 25°C	P _D	0.5	W
Thermal Resistance from Junction		4.0	mW/°C
to Ambient	$R_{\theta JA}$	250	°C/W
Operating and Storage Temperature Range	T _J , T _{stg}	-65 to +150	°C


- 1. 10 X 1000 μs, non-repetitive
- 2. 1" square copper pad, FR-4 board
- 3. FR-4 board, using ON Semiconductor minimum recommended footprint, as shown in 403B case outline dimensions spec.



ON Semiconductor™

http://onsemi.com

PLASTIC SURFACE MOUNT
ZENER OVERVOLTAGE
TRANSIENT SUPPRESSORS
10–78 VOLTS V_R
400 WATTS PEAK POWER





SMA CASE 403B PLASTIC

MARKING DIAGRAM



xxC = Specific Device Code (See Table Next Page)

LL = Assembly Location
Y = Year

WW = Year Work Week

ORDERING INFORMATION

Device †	Package	Shipping
1SMAxxCAT3	SMA	5000/Tape & Reel

†The "T3" suffix refers to a 13 inch reel.


^{*}Please see 1SMA5.0AT3 to 1SMA78AT3 for Unidirectional devices.

1SMA10CAT3 Series

ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise noted)

Symbol	Parameter
G y G G.	r di dillotoi
I _{PP}	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ IPP
V_{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V_{BR}	Breakdown Voltage @ I _T
I _T	Test Current



ELECTRICAL CHARACTERISTICS

		V _{RWM}		Breakdown Voltage				V _C @ I _{PP} (Note 6.)	
Device			I _R @ V _{RWM}	V _{BR} (Volts) (Note 5.)			@ দ	V _C	I _{PP}
Device	Marking	Volts	μ Α	Min	Nom	Max	mA	Volts	Amps
1SMA10CAT3	QXC	10	2.5	11.1	11.69	12.27	1.0	17.0	23.5
1SMA11CAT3	QZC	11	2.5	12.2	12.84	13.48	1.0	18.2	22.0
1SMA12CAT3	REC	12	2.5	13.3	14.00	14.70	1.0	19.9	20.1
1SMA13CAT3	RGC	13	2.5	14.4	15.16	15.92	1.0	21.5	18.6
1SMA14CAT3	RKC	14	2.5	15.6	16.42	17.24	1.0	23.2	17.2
1SMA15CAT3	RMC	15	2.5	16.7	17.58	18.46	1.0	24.4	16.4
1SMA16CAT3	RPC	16	2.5	17.8	18.74	19.67	1.0	26.0	15.4
1SMA17CAT3	RRC	17	2.5	18.9	19.90	20.89	1.0	27.6	14.5
1SMA18CAT3	RTC	18	2.5	20	21.06	22.11	1.0	29.2	13.7
1SMA20CAT3	RVC	20	2.5	22.2	23.37	24.54	1.0	32.4	12.3
1SMA22CAT3	RXC	22	2.5	24.4	25.69	26.97	1.0	35.5	11.3
1SMA24CAT3	RZC	24	2.5	26.7	28.11	29.51	1.0	38.9	10.3
1SMA26CAT3	SEC	26	2.5	28.9	30.42	31.94	1.0	42.1	9.5
1SMA28CAT3	SGC	28	2.5	31.1	32.74	34.37	1.0	45.4	8.8
1SMA30CAT3	SKC	30	2.5	33.3	35.06	36.81	1.0	48.4	8.3
1SMA33CAT3	SMC	33	2.5	36.7	38.63	40.56	1.0	53.3	7.5
1SMA36CAT3	SPC	36	2.5	40	42.11	44.21	1.0	58.1	6.9
1SMA40CAT3	SRC	40	2.5	44.4	46.74	49.07	1.0	64.5	6.2
1SMA43CAT3	STC	43	2.5	47.8	50.32	52.83	1.0	69.4	5.8
1SMA45CAT3	SVC	45	2.5	50	52.63	55.26	1.0	72.2	5.5
1SMA48CAT3	SXC	48	2.5	53.3	56.11	58.91	1.0	77.4	5.2
1SMA51CAT3	SZC	51	2.5	56.7	59.69	62.67	1.0	82.4	4.9
1SMA54CAT3	TEC	54	2.5	60	63.16	66.32	1.0	87.1	4.6
1SMA58CAT3	TGC	58	2.5	64.4	67.79	71.18	1.0	93.6	4.3
1SMA60CAT3	TKC	60	2.5	66.7	70.21	73.72	1.0	96.8	4.1
1SMA64CAT3	TMC	64	2.5	71.1	74.84	78.58	1.0	103	3.9
1SMA70CAT3	TPC	70	2.5	77.8	81.90	85.99	1.0	113	3.5
1SMA75CAT3	TRC	75	2.5	83.3	87.69	92.07	1.0	121	3.3
1SMA78CAT3	TTC	78	2.5	86.7	91.27	95.83	1.0	126	3.2


^{4.} A transient suppressor is normally selected according to the working peak reverse voltage (V_{RWM}), which should be equal to or greater than the DC or continuous peak operating voltage level

the DC or continuous peak operating voltage level 5. V_{BR} measured at pulse test current I_{T} at an ambient temperature of 25°C

^{6.} Surge current waveform per Figure 2 and derate per Figure 3

1SMA10CAT3 Series

RATING AND TYPICAL CHARACTERISTIC CURVES






Figure 1. Pulse Rating Curve

Figure 2. Pulse Waveform




Figure 3. Pulse Derating Curve

600 Watt Peak Power Zener Transient Voltage Suppressors

Unidirectional*

The SMB series is designed to protect voltage sensitive components from high voltage, high energy transients. They have excellent clamping capability, high surge capability, low zener impedance and fast response time. The SMB series is supplied in ON Semiconductor's exclusive, cost-effective, highly reliable Surmetic[™] package and is ideally suited for use in communication systems, automotive, numerical controls, process controls, medical equipment, business machines, power supplies and many other industrial/consumer applications.

Specification Features:

- Working Peak Reverse Voltage Range 5.0 V to 170 V
- Standard Zener Breakdown Voltage Range 6.7 V to 199 V
- Peak Power 600 Watts @ 1 ms
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- Maximum Clamp Voltage @ Peak Pulse Current
- Low Leakage < 5 μA Above 10 V
- UL 497B for Isolated Loop Circuit Protection
- Response Time is Typically < 1 ns

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are readily solderable

MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:

260°C for 10 Seconds

LEADS: Modified L—Bend providing more contact area to bond pads

POLARITY: Cathode indicated by polarity band

MOUNTING POSITION: Any

MAXIMUM RATINGS

Please See the Table on the Following Page

*Please see 1SMB10CAT3 to 1SMB78CAT3 for Bidirectional devices.



ON Semiconductor™

http://onsemi.com

PLASTIC SURFACE MOUNT ZENER OVERVOLTAGE TRANSIENT SUPPRESSORS 5.0-170 VOLTS **600 WATT PEAK POWER**





CASE 403A **PLASTIC**

MARKING DIAGRAM



WW

= Year

= Work Week

= Specific Device Code (See Table Page 107)

ORDERING INFORMATION

Device †	Package	Shipping
1SMBxxxAT3	SMB	2500/Tape & Reel

Devices listed in bold, italic are ON Semiconductor Preferred devices. Preferred devices are recommended choices for future use and best overall value.

†The "T3" suffix refers to a 13 inch reel.

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Peak Power Dissipation (Note 1.) @ T _L = 25°C, Pulse Width = 1 ms	P _{PK}	600	W
DC Power Dissipation @ T _L = 75°C Measured Zero Lead Length (Note 2.) Derate Above 75°C Thermal Resistance from Junction to Lead	P _D	3.0 40 25	W mW/°C °C/W
DC Power Dissipation (Note 3.) @ T _A = 25°C Derate Above 25°C Thermal Resistance from Junction to Ambient	P _D	0.55 4.4 226	W mW/°C °C/W
Forward Surge Current (Note 4.) @ T _A = 25°C	I _{FSM}	100	Α
Operating and Storage Temperature Range	T _J , T _{stg}	-65 to +150	°C

- 1. 10 X 1000 μs, non-repetitive
- 2. 1" square copper pad, FR-4 board
- 3. FR-4 board, using ON Semiconductor minimum recommended footprint, as shown in 403A case outline dimensions spec.
- 4. 1/2 sine wave (or equivalent square wave), PW = 8.3 ms, duty cycle = 4 pulses per minute maximum.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}\text{C}$ unless otherwise noted, $V_F = 3.5 \text{ V Max}$. @ I_F (Note 5.) = 30 A)

Symbol	Parameter				
I _{PP}	Maximum Reverse Peak Pulse Current				
V _C	Clamping Voltage @ I _{PP}				
V _{RWM}	Working Peak Reverse Voltage				
I _R	Maximum Reverse Leakage Current @ V _{RWM}				
V_{BR}	Breakdown Voltage @ I _T				
I _T	Test Current				
I _F	Forward Current				
V _F	Forward Voltage @ I _F				

5. 1/2 sine wave (or equivalent square wave), PW = 8.3 ms, non-repetitive duty cycle.



ELECTRICAL CHARACTERISTICS (Devices listed in bold, italic are ON Semiconductor Preferred devices.)

		V _{RWM}		Breakdown Voltage				V _C @ I _{PP} (Note 8.)	
	Device	(Note 6.)	I _R @ V _{RWM}	V _{BR} (Note 7.) Volts			@ ե	V _C	I _{PP}
Device	Marking	Volts	μ Α	Min	Nom	Max	mA	Volts	Amps
1SMB5.0AT3	KE	5.0	800	6.40	6.7	7.0 7.37 7.98 8.6	10	9.2	65.2
1SMB6.0AT3	KG	6.0	800	6.67	7.02		10	10.3	58.3
1SMB6.5AT3	KK	6.5	500	7.22	7.6		10	11.2	53.6
1SMB7.0AT3	KM	7.0	500	7.78	8.19		10	12.0	50.0
1SMB7.5AT3	KP	7.5	100	8.33	8.77	9.21	1.0	12.9	46.5
1SMB8.0AT3	KR	8.0	50	8.89	9.36	9.83	1.0	13.6	44.1
1SMB8.5AT3	KT	8.5	10	9.44	9.92	10.4	1.0	14.4	41.7
1SMB9.0AT3	KV	9.0	5.0	10.0	10.55	11.1	1.0	15.4	39.0
1SMB10AT3	KX	10	5.0	11.1	11.7	12.3	1.0	17.0	35.3
1SMB11AT3	KZ	11	5.0	12.2	12.85	13.5	1.0	18.2	33.0
1SMB12AT3	LE	12	5.0	13.3	14	14.7	1.0	19.9	30.2
1SMB13AT3	LG	13	5.0	14.4	15.15	15.9	1.0	21.5	27.9
1SMB14AT3	LK	14	5.0	15.6	16.4	17.2	1.0	23.2	25.8
1SMB15AT3	LM	15	5.0	16.7	17.6	18.5	1.0	24.4	24.0
1SMB16AT3	LP	16	5.0	17.8	18.75	19.7	1.0	26.0	23.1
1SMB17AT3	LR	17	5.0	18.9	19.9	20.9	1.0	27.6	21.7
1SMB18AT3	LT	18	5.0	20.0	21.05	22.1	1.0	29.2	20.5
1SMB20AT3	LV	20	5.0	22.2	23.35	24.5	1.0	32.4	18.5
1SMB22AT3	<i>LX</i>	22	5.0	24.4	25.65	26.9	1.0	35.5	16.9
1SMB24AT3	LZ	24	5.0	26.7	28.1	29.5	1.0	38.9	15.4
1SMB26AT3	ME	26	5.0	28.9	30.4	31.9	1.0	42.1	14.2
1SMB28AT3	MG	28	5.0	31.1	32.75	34.4	1.0	45.4	13.2
1SMB30AT3	MK	30	5.0	33.3	35.05	36.8	1.0	48.4	12.4
1SMB33AT3	MM	33	5.0	36.7	38.65	40.6	1.0	53.3	11.3
1SMB36AT3	MP	36	5.0	40.0	42.1	44.2	1.0	58.1	10.3
1SMB40AT3	MR	40	5.0	44.4	46.75	49.1	1.0	64.5	9.3
1SMB43AT3	MT	43	5.0	47.8	50.3	52.8	1.0	69.4	8.6
1SMB45AT3	MV	45	5.0	50.0	52.65	55.3	1.0	72.7	8.3
1SMB48AT3	MX	48	5.0	53.3	56.1	58.9	1.0	77.4	7.7
1SMB51AT3	MZ	51	5.0	56.7	59.7	62.7	1.0	82.4	7.3
1SMB54AT3	NE	54	5.0	60.0	63.15	66.3	1.0	87.1	6.9
1SMB58AT3	NG	58	5.0	64.4	<i>67.8</i>	71.2	1.0	93.6	6.4
1SMB60AT3	NK	60	5.0	66.7	70.2	73.7	1.0	96.8	6.2
1SMB64AT3	NM	64	5.0	71.1	74.85	78.6	1.0	103	5.8
1SMB70AT3	NP	70	5.0	77.8	81.9	86	1.0	113	5.3
1SMB75AT3	NR	75	5.0	83.3	87.7	92.1	1.0	121	4.9
1SMB78AT3	NT	78	5.0	86.7	91.25	95.8	1.0	126	4.7
1SMB85AT3	NV	85	5.0	94.4	99.2	104	1.0	137	4.4
1SMB90AT3	NX	90	5.0	100	105.5	111	1.0	146	4.1
1SMB100AT3	NZ	100	5.0	111	117	123	1.0	162	3.7
1SMB110AT3	PE	110	5.0	122	128.5	135	1.0	177	3.4
1SMB120AT3	PG	120	5.0	133	140	147	1.0	193	3.1
1SMB130AT3	PK	130	5.0	144	151.5	159	1.0	209	2.9
1SMB150AT3	PM	150	5.0	167	176	185	1.0	243	2.5
1SMB160AT3	PP	160	5.0	178	187.5	197	1.0	259	2.3
1SMB170AT3	PR	170	5.0	189	199	209	1.0	275	2.2

^{6.} A transient suppressor is normally selected according to the working peak reverse voltage (V_{RWM}), which should be equal to or greater than the DC or continuous peak operating voltage level.

^{7.} V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C.

^{8.} Surge current waveform per Figure 2 and derate per Figure 3 of the General Data – 600 W at the beginning of this group.




Figure 1. Pulse Rating Curve

PEAK PULSE DERATING IN % OF PEAK POWER OR CURRENT @ $\rm IA = 25^{\circ}C$ T_A, AMBIENT TEMPERATURE (°C)

Figure 2. Pulse Waveform




Figure 3. Pulse Derating Curve




Figure 4. Capacitance versus Breakdown Voltage

APPLICATION NOTES

RESPONSE TIME

In most applications, the transient suppressor device is placed in parallel with the equipment or component to be protected. In this situation, there is a time delay associated with the capacitance of the device and an overshoot condition associated with the inductance of the device and the inductance of the connection method. The capacitive effect is of minor importance in the parallel protection scheme because it only produces a time delay in the transition from the operating voltage to the clamp voltage as shown in Figure 5.

The inductive effects in the device are due to actual turn-on time (time required for the device to go from zero current to full current) and lead inductance. This inductive effect produces an overshoot in the voltage across the equipment or component being protected as shown in Figure 6. Minimizing this overshoot is very important in the application, since the main purpose for adding a transient suppressor is to clamp voltage spikes. The SMB series have a very good response time, typically < 1 ns and negligible inductance. However, external inductive effects could produce unacceptable overshoot. Proper circuit layout,


minimum lead lengths and placing the suppressor device as close as possible to the equipment or components to be protected will minimize this overshoot.

Some input impedance represented by Z_{in} is essential to prevent overstress of the protection device. This impedance should be as high as possible, without restricting the circuit operation.

DUTY CYCLE DERATING

The data of Figure 1 applies for non-repetitive conditions and at a lead temperature of 25°C. If the duty cycle increases, the peak power must be reduced as indicated by the curves of Figure 7. Average power must be derated as the lead or ambient temperature rises above 25°C. The average power derating curve normally given on data sheets may be normalized and used for this purpose.

At first glance the derating curves of Figure 7 appear to be in error as the 10 ms pulse has a higher derating factor than the 10 μ s pulse. However, when the derating factor for a given pulse of Figure 7 is multiplied by the peak power value of Figure 1 for the same pulse, the results follow the expected trend.






Figure 5. Figure 6.




Figure 7. Typical Derating Factor for Duty Cycle

UL RECOGNITION

The entire series has *Underwriters Laboratory Recognition* for the classification of protectors (QVGV2) under the UL standard for safety 497B and File #116110. Many competitors only have one or two devices recognized or have recognition in a non-protective category. Some competitors have no recognition at all. With the UL497B recognition, our parts successfully passed several tests

including Strike Voltage Breakdown test, Endurance Conditioning, Temperature test, Dielectric Voltage-Withstand test, Discharge test and several more.

Whereas, some competitors have only passed a flammability test for the package material, we have been recognized for much more to be included in their Protector category.

600 Watt Peak Power Zener Transient Voltage Suppressors

Unidirectional*

The SMB series is designed to protect voltage sensitive components from high voltage, high energy transients. They have excellent clamping capability, high surge capability, low zener impedance and fast response time. The SMB series is supplied in ON Semiconductor's exclusive, cost-effective, highly reliable Surmetic™ package and is ideally suited for use in communication systems, automotive, numerical controls, process controls, medical equipment, business machines, power supplies and many other industrial/consumer applications.

Specification Features:

- Working Peak Reverse Voltage Range 5.8 to 171 V
- Standard Zener Breakdown Voltage Range 6.8 to 200 V
- Peak Power 600 Watts @ 1 ms
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- Maximum Clamp Voltage @ Peak Pulse Current
- Low Leakage < 5 µA Above 10 V
- UL 497B for Isolated Loop Circuit Protection
- Response Time is Typically < 1 ns

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are readily solderable

MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:

260°C for 10 Seconds

LEADS: Modified L—Bend providing more contact area to bond pads

POLARITY: Cathode indicated by polarity band

MOUNTING POSITION: Any

MAXIMUM RATINGS

Please See the Table on the Following Page

*Please see P6SMB11CAT3 to P6SMB91CAT3 for Bidirectional devices.



ON Semiconductor™

http://onsemi.com

PLASTIC SURFACE MOUNT ZENER OVERVOLTAGE TRANSIENT SUPPRESSORS 5.8–171 VOLTS 600 WATT PEAK POWER





SMB CASE 403A PLASTIC

MARKING DIAGRAM



Y = Year WW = Work

WW = Work Week xxxA = Specific Device Code (See Table on Page

113)

ORDERING INFORMATION

Device †	Package	Shipping
P6SMBxxxAT3	SMB	2500/Tape & Reel

Devices listed in *bold, italic* are ON Semiconductor **Preferred** devices. **Preferred** devices are recommended choices for future use and best overall value.

†The "T3" suffix refers to a 13 inch reel.

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Peak Power Dissipation (Note 1.) @ T _L = 25°C, Pulse Width = 1 ms	P _{PK}	600	W
DC Power Dissipation @ T _L = 75°C Measured Zero Lead Length (Note 2.) Derate Above 75°C Thermal Resistance from Junction to Lead	P _D	3.0 40 25	W mW/°C °C/W
DC Power Dissipation (Note 3.) @ T _A = 25°C Derate Above 25°C Thermal Resistance from Junction to Ambient	P _D	0.55 4.4 226	W mW/°C °C/W
Forward Surge Current (Note 4.) @ T _A = 25°C	I _{FSM}	100	А
Operating and Storage Temperature Range	T _J , T _{stg}	-65 to +150	°C


- 1. 10 X 1000 μs, non-repetitive
- 2. 1" square copper pad, FR-4 board
- 3. FR-4 board, using ON Semiconductor minimum recommended footprint, as shown in 403A case outline dimensions spec.
- 4. 1/2 sine wave (or equivalent square wave), PW = 8.3 ms, duty cycle = 4 pulses per minute maximum.

ELECTRICAL CHARACTERISTICS

($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 3.5$ V Max. @ I_F (Note 4) = 30 A) (Note 5.)

Symbol	Parameter
Ipp	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ I _{PP}
V _{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V_{BR}	Breakdown Voltage @ I _T
I _T	Test Current
ΘV _{BR}	Maximum Temperature Coefficient of V _{BR}
lF	Forward Current
V _F	Forward Voltage @ I _F






ELECTRICAL CHARACTERISTICS (Devices listed in bold, italic are ON Semiconductor Preferred devices.)

				Breakdown Voltage					(Note 8.)	
	Device	V _{RWM} (Note 6.)	I _R @ V _{RWM}	V _{BR} \	Volts (No	te 7.)	@ h	ν _c	I _{PP}	ΘV _{BR}
Device	Marking	Volts	μ Α	Min	Nom	Max	mA	Volts	Amps	%/°C
P6SMB6.8AT3	6V8A	5.8	1000	6.45	6.8	7.14	10	10.5	57	0.057
P6SMB7.5AT3	7V5A	6.4	500	7.13	7.51	7.88	10	11.3	53	0.061
P6SMB8.2AT3	8V2A	7.02	200	7.79	8.2	8.61	10	12.1	50	0.065
P6SMB9.1AT3	9V1A	7.78	50	8.65	9.1	9.55	1	13.4	45	0.068
P6SMB10AT3	10A	8.55	10	9.5	10	10.5	1	14.5	41	0.073
P6SMB11AT3	11A	9.4	5	10.5	11.05	11.6	1	15.6	38	0.075
P6SMB12AT3	12A	10.2	5	11.4	12	12.6	1	16.7	36	0.078
P6SMB13AT3	13A	11.1	5	12.4	13.05	13.7	1	18.2	33	0.081
P6SMB15AT3	15A	12.8	5	14.3	15.05	15.8	1	21.2	28	0.084
P6SMB16AT3	16A	13.6	5	15.2	16	16.8	1	22.5	27	0.086
P6SMB18AT3	18A	15.3	5	17.1	18	18.9	1	25.2	24	0.088
P6SMB20AT3	20A	17.1	5	19	20	21	1	27.7	22	0.09
P6SMB22AT3	22A	18.8	5	20.9	22	23.1	1	30.6	20	0.092
P6SMB24AT3	24A	20.5	5	22.8	24	25.2	1	33.2	18	0.094
P6SMB27AT3	27A	23.1	5	25.7	27.05	28.4	1	37.5	16	0.096
P6SMB30AT3	30A	25.6	5	28.5	30	31.5	1	41.4	14.4	0.097
P6SMB33AT3	33A	28.2	5	31.4	33.05	34.7	1	45.7	13.2	0.098
P6SMB36AT3	36A	30.8	5	34.2	36	37.8	1	49.9	12	0.099
P6SMB39AT3	39A	33.3	5	37.1	<i>39</i> .05	41	1	53.9	11.2	0.1
P6SMB43AT3	43A	36.8	5	40.9	43.05	45.2	1	59.3	10.1	0.101
P6SMB47AT3	47A	40.2	5	44.7	47.05	49.4	1	64.8	9.3	0.101
P6SMB51AT3	51A	43.6	5	48.5	51.05	53.6	1	70.1	8.6	0.102
P6SMB56AT3	56A	47.8	5	53.2	56	58.8	1	77	7.8	0.103
P6SMB62AT3	62A	53	5	58.9	62	65.1	1	85	7.1	0.104
P6SMB68AT3	68A	58.1	5	64.6	68	71.4	1	92	6.5	0.104
P6SMB75AT3	75A	64.1	5	71.3	75.05	78.8	1	103	5.8	0.105
P6SMB82AT3	82A	70.1	5	77.9	82	86.1	1	113	5.3	0.105
P6SMB91AT3	91A	77.8	5	86.5	91	95.5	1	125	4.8	0.106
P6SMB100AT3	100A	85.5	5	95	100	105	1	137	4.4	0.106
P6SMB110AT3	110A	94	5	105	110.5	116	1	152	4.0	0.107
P6SMB120AT3	120A	102	5	114	120	126	1	165	3.6	0.107
P6SMB130AT3	130A	111	5	124	130.5	137	1	179	3.3	0.107
P6SMB150AT3	150A	128	5	143	150.5	158	1	207	2.9	0.108
P6SMB160AT3	160A	136	5	152	160	168	1	219	2.7	0.108
P6SMB170AT3	170A	145	5	162	170	179	1	234	2.6	0.108
P6SMB180AT3	180A	154	5	171	180	189	1	246	2.4	0.108
P6SMB200AT3	200A	171	5	190	200	210	1	274	2.2	0.108

^{6.} A transient suppressor is normally selected according to the working peak reverse voltage (V_{RWM}), which should be equal to or greater than the DC or continuous peak operating voltage level.

^{7.} V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C.

^{8.} Surge current waveform per Figure 2 and derate per Figure 3.



LOAD

 V_L

Figure 1. Pulse Rating Curve Figure 2. Pulse Waveform **TYPICAL PROTECTION CIRCUIT** \mathbf{Z}_{in} V_{in}

T_A, AMBIENT TEMPERATURE (°C) Figure 3. Pulse Derating Curve

75

100

160

140


120 100 80

0

25

50

PEAK PULSE DERATING IN % OF PEAK POWER OR CURRENT @ $\rm IA = 25^{\circ}C$



125

150

Figure 4. Capacitance versus Breakdown Voltage

APPLICATION NOTES

RESPONSE TIME

In most applications, the transient suppressor device is placed in parallel with the equipment or component to be protected. In this situation, there is a time delay associated with the capacitance of the device and an overshoot condition associated with the inductance of the device and the inductance of the connection method. The capacitive effect is of minor importance in the parallel protection scheme because it only produces a time delay in the transition from the operating voltage to the clamp voltage as shown in Figure 5.

The inductive effects in the device are due to actual turn-on time (time required for the device to go from zero current to full current) and lead inductance. This inductive effect produces an overshoot in the voltage across the equipment or component being protected as shown in Figure 6. Minimizing this overshoot is very important in the application, since the main purpose for adding a transient suppressor is to clamp voltage spikes. The SMB series have a very good response time, typically < 1 ns and negligible inductance. However, external inductive effects could produce unacceptable overshoot. Proper circuit layout,


minimum lead lengths and placing the suppressor device as close as possible to the equipment or components to be protected will minimize this overshoot.

Some input impedance represented by Z_{in} is essential to prevent overstress of the protection device. This impedance should be as high as possible, without restricting the circuit operation.

DUTY CYCLE DERATING

The data of Figure 1 applies for non-repetitive conditions and at a lead temperature of 25°C. If the duty cycle increases, the peak power must be reduced as indicated by the curves of Figure 7. Average power must be derated as the lead or ambient temperature rises above 25°C. The average power derating curve normally given on data sheets may be normalized and used for this purpose.

At first glance the derating curves of Figure 7 appear to be in error as the 10 ms pulse has a higher derating factor than the 10 μ s pulse. However, when the derating factor for a given pulse of Figure 7 is multiplied by the peak power value of Figure 1 for the same pulse, the results follow the expected trend.






Figure 5. Figure 6.




Figure 7. Typical Derating Factor for Duty Cycle

UL RECOGNITION

The entire series has *Underwriters Laboratory Recognition* for the classification of protectors (QVGV2) under the UL standard for safety 497B and File #116110. Many competitors only have one or two devices recognized or have recognition in a non-protective category. Some competitors have no recognition at all. With the UL497B recognition, our parts successfully passed several tests

including Strike Voltage Breakdown test, Endurance Conditioning, Temperature test, Dielectric Voltage-Withstand test, Discharge test and several more.

Whereas, some competitors have only passed a flammability test for the package material, we have been recognized for much more to be included in their Protector category.

600 Watt Peak Power Zener Transient Voltage Suppressors

Bidirectional*

The SMB series is designed to protect voltage sensitive components from high voltage, high energy transients. They have excellent clamping capability, high surge capability, low zener impedance and fast response time. The SMB series is supplied in ON Semiconductor's exclusive, cost-effective, highly reliable Surmetic™ package and is ideally suited for use in communication systems, automotive, numerical controls, process controls, medical equipment, business machines, power supplies and many other industrial/consumer applications.

Specification Features:

- Working Peak Reverse Voltage Range 10 V to 78 V
- Standard Zener Breakdown Voltage Range 11.7 V to 91.3 V
- Peak Power 600 Watts @ 1 ms
- ESD Rating of Class 3 (> 16 KV) per Human Body Model
- Maximum Clamp Voltage @ Peak Pulse Current
- Low Leakage < 5 µA Above 10 V
- UL 497B for Isolated Loop Circuit Protection
- Response Time is Typically < 1 ns

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are readily solderable

MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:

260°C for 10 Seconds

LEADS: Modified L-Bend providing more contact area to bond pads

POLARITY: Polarity band will not be indicated

MOUNTING POSITION: Any

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Power Dissipation (Note 1.) @ T _L = 25°C, Pulse Width = 1 ms	P _{PK}	600	W
DC Power Dissipation @ T _L = 75°C Measured Zero Lead Length (Note 2.)	P _D	3.0	W
Derate Above 75°C		40	mW/°C
Thermal Resistance from Junction to Lead	$R_{ heta JL}$	25	°C/W
DC Power Dissipation (Note 3.) @ T _A = 25°C Derate Above 25°C	P _D	0.55	W
Thermal Resistance from Junction		4.4	mW/°C
to Ambient	$R_{\theta JA}$	226	°C/W
Operating and Storage Temperature Range	T _J , T _{stg}	-65 to +150	°C

- 1. 10 X 1000 μs, non-repetitive
- 2. 1" square copper pad, FR-4 board
- 3. FR-4 board, using ON Semiconductor minimum recommended footprint, as shown in 403A case outline dimensions spec.



ON Semiconductor™

http://onsemi.com

PLASTIC SURFACE MOUNT ZENER OVERVOLTAGE TRANSIENT SUPPRESSORS 10-78 VOLTS 600 WATT PEAK POWER





SMB CASE 403A PLASTIC

MARKING DIAGRAM



Y = Year

WW = Work Week

xxC = Specific Device Code (See Table Next Page)

ORDERING INFORMATION

Device †	Package	Shipping			
1SMBxxCAT3	SMB	2500/Tape & Reel			

Devices listed in *bold, italic* are ON Semiconductor **Preferred** devices. **Preferred** devices are recommended choices for future use and best overall value.


†The "T3" suffix refers to a 13 inch reel.

^{*}Please see 1SMB5.0AT3 to 1SMB170AT3 for Unidirectional devices.

ELECTRICAL CHARACTERISTICS

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$

Symbol	Parameter
G y G G.	r di dillotoi
I _{PP}	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ IPP
V_{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V _{BR}	Breakdown Voltage @ I _T
I _T	Test Current



ELECTRICAL CHARACTERISTICS (Devices listed in bold, italic are ON Semiconductor Preferred devices.)

		V _{RWM}		E	Breakdow)	V _C @ I _{PP} (Note 6.)				
	Device	(Note 4.)	I _R @ V _{RWM}	V _{BR}	V _{BR} (Note 5.) Volts		V _{BR} (Note 5.) Volts		@ ե	V _C	I _{PP}
Device	Marking	Volts	μ Α	Min	Nom	Max	mA	Volts	Amps		
1SMB10CAT3	KXC	10	5.0	11.1	11.69	12.27	1.0	17.0	35.3		
1SMB11CAT3	KZC	11	5.0	12.2	12.84	13.5	1.0	18.2	33.0		
1SMB12CAT3	LEC	12	5.0	13.3	14.00	14.7	1.0	19.9	30.2		
1SMB13CAT3	LGC	13	5.0	14.4	15.16	15.9	1.0	21.5	27.9		
1SMB14CAT3	LKC	14	5.0	15.6	16.42	17.2	1.0	23.2	25.8		
1SMB15CAT3	<i>LMC</i>	15	5.0	16.7	17.58	18.5	1.0	24.4	24.0		
1SMB16CAT3	LPC	16	5.0	17.8	18.74	19.7	1.0	26.0	23.1		
1SMB17CAT3	LRC	17	5.0	18.9	19.90	20.9	1.0	27.6	21.7		
1SMB18CAT3	LTC	18	5.0	20.0	21.06	22.1	1.0	29.2	20.5		
1SMB20CAT3	LVC	20	5.0	22.2	23.37	24.5	1.0	32.4	18.5		
1SMB22CAT3	LXC	22	5.0	24.4	25.69	27.0	1.0	35.5	16.9		
1SMB24CAT3	LZC	24	5.0	26.7	28.11	29.5	1.0	38.9	15.4		
1SMB26CAT3	MEC	26	5.0	28.9	30.42	31.9	1.0	42.1	14.2		
1SMB28CAT3	MGC	28	5.0	31.1	32.74	34.4	1.0	45.4	13.2		
1SMB30CAT3	MKC	30	5.0	33.3	35.06	36.8	1.0	48.4	12.4		
1SMB33CAT3	MMC	33	5.0	36.7	38.63	40.6	1.0	53.3	11.3		
1SMB36CAT3	MPC	36	5.0	40.0	42.11	44.2	1.0	58.1	10.3		
1SMB40CAT3	MRC	40	5.0	44.4	46.74	49.1	1.0	64.5	9.3		
1SMB43CAT3	MTC	43	5.0	47.8	50.32	52.8	1.0	69.4	8.6		
1SMB45CAT3	MVC	45	5.0	50.0	52.63	55.3	1.0	72.2	8.3		
1SMB48CAT3	MXC	48	5.0	53.3	56.11	58.9	1.0	77.4	7.7		
1SMB51CAT3	MZC	51	5.0	56.7	59.69	62.7	1.0	82.4	7.3		
1SMB54CAT3	NEC	54	5.0	60.0	63.16	66.32	1.0	87.1	6.9		
1SMB58CAT3	NGC	58	5.0	64.4	67.79	71.18	1.0	93.6	6.4		
1SMB60CAT3	NKC	60	5.0	66.7	70.21	73.72	1.0	96.8	6.2		
1SMB64CAT3	NMC	64	5.0	71.1	74.84	78.58	1.0	103	5.8		
1SMB70CAT3	NPC	70	5.0	77.8	81.90	85.99	1.0	113	5.3		
1SMB75CAT3	NRC	75	5.0	83.3	91.65	92.07	1.0	121	4.9		
1SMB78CAT3	NTC	78	5.0	86.7	91.26	95.83	1.0	126	4.7		

^{4.} A transient suppressor is normally selected according to the working peak reverse voltage (V_{RWM}), which should be equal to or greater than the DC or continuous peak operating voltage level.

^{5.} V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C.

^{6.} Surge current waveform per Figure 2 and derate per Figure 3 of the General Data – 600 Watt at the beginning of this group.




Figure 1. Pulse Rating Curve





Figure 3. Pulse Derating Curve

TYPICAL PROTECTION CIRCUIT



APPLICATION NOTES

RESPONSE TIME

In most applications, the transient suppressor device is placed in parallel with the equipment or component to be protected. In this situation, there is a time delay associated with the capacitance of the device and an overshoot condition associated with the inductance of the device and the inductance of the connection method. The capacitive effect is of minor importance in the parallel protection scheme because it only produces a time delay in the transition from the operating voltage to the clamp voltage as shown in Figure 4.

The inductive effects in the device are due to actual turn-on time (time required for the device to go from zero current to full current) and lead inductance. This inductive effect produces an overshoot in the voltage across the equipment or component being protected as shown in Figure 5. Minimizing this overshoot is very important in the application, since the main purpose for adding a transient suppressor is to clamp voltage spikes. The SMB series have a very good response time, typically < 1 ns and negligible inductance. However, external inductive effects could produce unacceptable overshoot. Proper circuit layout,


minimum lead lengths and placing the suppressor device as close as possible to the equipment or components to be protected will minimize this overshoot.

Some input impedance represented by Z_{in} is essential to prevent overstress of the protection device. This impedance should be as high as possible, without restricting the circuit operation.

DUTY CYCLE DERATING

The data of Figure 1 applies for non-repetitive conditions and at a lead temperature of 25°C. If the duty cycle increases, the peak power must be reduced as indicated by the curves of Figure 6. Average power must be derated as the lead or ambient temperature rises above 25°C. The average power derating curve normally given on data sheets may be normalized and used for this purpose.

At first glance the derating curves of Figure 6 appear to be in error as the 10 ms pulse has a higher derating factor than the 10 μ s pulse. However, when the derating factor for a given pulse of Figure 6 is multiplied by the peak power value of Figure 1 for the same pulse, the results follow the expected trend.






Figure 4. Figure 5.




Figure 6. Typical Derating Factor for Duty Cycle

UL RECOGNITION

The entire series has *Underwriters Laboratory Recognition* for the classification of protectors (QVGV2) under the UL standard for safety 497B and File #116110. Many competitors only have one or two devices recognized or have recognition in a non-protective category. Some competitors have no recognition at all. With the UL497B recognition, our parts successfully passed several tests

including Strike Voltage Breakdown test, Endurance Conditioning, Temperature test, Dielectric Voltage-Withstand test, Discharge test and several more.

Whereas, some competitors have only passed a flammability test for the package material, we have been recognized for much more to be included in their Protector category.

600 Watt Peak Power Zener Transient Voltage Suppressors

Bidirectional*

The SMB series is designed to protect voltage sensitive components from high voltage, high energy transients. They have excellent clamping capability, high surge capability, low zener impedance and fast response time. The SMB series is supplied in ON Semiconductor's exclusive, cost-effective, highly reliable Surmetic™ package and is ideally suited for use in communication systems, automotive, numerical controls, process controls, medical equipment, business machines, power supplies and many other industrial/consumer applications.

Specification Features:

- Working Peak Reverse Voltage Range 9.4 to 77.8 V
- Standard Zener Breakdown Voltage Range 11 to 91 V
- Peak Power 600 Watts @ 1 ms
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- Maximum Clamp Voltage @ Peak Pulse Current
- Low Leakage < 5 μA Above 10 V
- UL 497B for Isolated Loop Circuit Protection
- Response Time is Typically < 1 ns

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are readily solderable

MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:

260°C for 10 Seconds

LEADS: Modified L—Bend providing more contact area to bond pads

POLARITY: Polarity band will not be indicated

MOUNTING POSITION: Any

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Power Dissipation (Note 1.) @ T _L = 25°C, Pulse Width = 1 ms	P _{PK}	600	W
DC Power Dissipation @ T _L = 75°C Measured Zero Lead Length (Note 2.)	P _D	3.0	W
Derate Above 75°C		40	mW/°C
Thermal Resistance from Junction to Lead	$R_{\theta JL}$	25	°C/W
DC Power Dissipation (Note 3.) @ T _A = 25°C Derate Above 25°C	P _D	0.55	W
Thermal Resistance from Junction		4.4	mW/°C
to Ambient	$R_{\theta JA}$	226	°C/W
Operating and Storage Temperature Range	T _J , T _{stg}	-65 to +150	°C

- 1. $10 \text{ X} 1000 \mu\text{s}$, non-repetitive
- 2. 1" square copper pad, FR-4 board
- 3. FR-4 board, using ON Semiconductor minimum recommended footprint, as shown in 403A case outline dimensions spec.



ON Semiconductor™

http://onsemi.com

PLASTIC SURFACE MOUNT ZENER OVERVOLTAGE TRANSIENT SUPPRESSORS 9.4–78 VOLTS 600 WATT PEAK POWER





SMB CASE 403A PLASTIC

MARKING DIAGRAM



′ = Year

WW = Work Week

xxC = Specific Device Code

(See Table Next Page)

ORDERING INFORMATION

Device †	Package	Shipping			
P6SMBxxCAT3	SMB	2500/Tape & Reel			

Devices listed in *bold, italic* are ON Semiconductor **Preferred** devices. **Preferred** devices are recommended choices for future use and best overall value.


†The "T3" suffix refers to a 13 inch reel.

^{*}Please see P6SMB6.8AT3 to P6SMB200AT3 for Unidirectional devices.

ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise noted)

	•
Symbol	Parameter
I _{PP}	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ IPP
V _{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V _{BR}	Breakdown Voltage @ I _T
I _T	Test Current
ΘV _{BR}	Maximum Temperature Coefficient of V _{BR}



ELECTRICAL CHARACTERISTICS (Devices listed in bold, italic are ON Semiconductor Preferred devices.)

		V _{RWM}	Breakdown Voltage			je	V _C @ I _{PP}	(Note 6.)		
	Device	(Note 4.)	I _R @ V _{RWM}	V _{BR} \	Volts (No	te 5.)	@ կ	V _C	I _{PP}	ΘV _{BR}
Device	Marking	Volts	μ Α	Min	Nom	Max	mA	Volts	Amps	%/°C
P6SMB11CAT3	11C	9.4	5	10.5	11.05	11.6	1	15.6	38	0.075
P6SMB12CAT3	12C	10.2	5	11.4	12	12.6	1	16.7	36	0.078
P6SMB13CAT3	13C	11.1	5	12.4	13.05	13.7	1	18.2	33	0.081
P6SMB15CAT3	15C	12.8	5	14.3	15.05	15.8	1	21.2	28	0.084
P6SMB16CAT3	16C	13.6	5	15.2	16	16.8	1	22.5	27	0.086
P6SMB18CAT3	18C	15.3	5	17.1	18	18.9	1	25.2	24	0.088
P6SMB20CAT3	20C	17.1	5	19	20	21	1	27.7	22	0.09
P6SMB22CAT3	22C	18.8	5	20.9	22	23.1	1	30.6	20	0.09
P6SMB24CAT3	24C	20.5	5	22.8	24	25.2	1	33.2	18	0.094
P6SMB27CAT3	27C	23.1	5	25.7	27.05	28.4	1	37.5	16	0.096
P6SMB30CAT3	30C	25.6	5	28.5	30	31.5	1	41.4	14.4	0.097
P6SMB33CAT3	33C	28.2	5	31.4	33.05	34.7	1	45.7	13.2	0.098
P6SMB36CAT3	36C	30.8	5	34.2	36	37.8	1	49.9	12	0.099
P6SMB39CAT3	39C	33.3	5	37.1	39.05	41	1	53.9	11.2	0.1
P6SMB43CAT3	43C	36.8	5	40.9	43.05	45.2	1	59.3	10.1	0.101
P6SMB47CAT3	47C	40.2	5	44.7	47.05	49.4	1	64.8	9.3	0.101
P6SMB51CAT3	51C	43.6	5	48.5	51.05	53.6	1	70.1	8.6	0.102
P6SMB56CAT3	56C	47.8	5	53.2	56	58.8	1	77	7.8	0.103
P6SMB62CAT3	62C	53	5	58.9	62	65.1	1	85	7.1	0.104
P6SMB68CAT3	68C	58.1	5	64.6	68	71.4	1	92	6.5	0.104
P6SMB75CAT3	75C	64.1	5	71.3	75.05	78.8	1	103	5.8	0.105
P6SMB82CAT3	82C	70.1	5	77.9	82	86.1	1	113	5.3	0.105
P6SMB91CAT3	91C	77.8	5	86.5	91	95.5	1	125	4.8	0.106

^{4.} A transient suppressor is normally selected according to the working peak reverse voltage (V_{RWM}), which should be equal to or greater than the DC or continuous peak operating voltage level.

^{5.} V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C.

^{6.} Surge current waveform per Figure 2 and derate per Figure 3 of the General Data – 600 Watt at the beginning of this group.




Figure 1. Pulse Rating Curve





Figure 3. Pulse Derating Curve

TYPICAL PROTECTION CIRCUIT



APPLICATION NOTES

RESPONSE TIME

In most applications, the transient suppressor device is placed in parallel with the equipment or component to be protected. In this situation, there is a time delay associated with the capacitance of the device and an overshoot condition associated with the inductance of the device and the inductance of the connection method. The capacitive effect is of minor importance in the parallel protection scheme because it only produces a time delay in the transition from the operating voltage to the clamp voltage as shown in Figure 4.

The inductive effects in the device are due to actual turn-on time (time required for the device to go from zero current to full current) and lead inductance. This inductive effect produces an overshoot in the voltage across the equipment or component being protected as shown in Figure 5. Minimizing this overshoot is very important in the application, since the main purpose for adding a transient suppressor is to clamp voltage spikes. The SMB series have a very good response time, typically < 1 ns and negligible inductance. However, external inductive effects could produce unacceptable overshoot. Proper circuit layout,


minimum lead lengths and placing the suppressor device as close as possible to the equipment or components to be protected will minimize this overshoot.

Some input impedance represented by Z_{in} is essential to prevent overstress of the protection device. This impedance should be as high as possible, without restricting the circuit operation.

DUTY CYCLE DERATING

The data of Figure 1 applies for non-repetitive conditions and at a lead temperature of 25°C. If the duty cycle increases, the peak power must be reduced as indicated by the curves of Figure 6. Average power must be derated as the lead or ambient temperature rises above 25°C. The average power derating curve normally given on data sheets may be normalized and used for this purpose.

At first glance the derating curves of Figure 6 appear to be in error as the 10 ms pulse has a higher derating factor than the 10 μ s pulse. However, when the derating factor for a given pulse of Figure 6 is multiplied by the peak power value of Figure 1 for the same pulse, the results follow the expected trend.






Figure 4. Figure 5.




Figure 6. Typical Derating Factor for Duty Cycle

UL RECOGNITION

The entire series has *Underwriters Laboratory Recognition* for the classification of protectors (QVGV2) under the UL standard for safety 497B and File #116110. Many competitors only have one or two devices recognized or have recognition in a non-protective category. Some competitors have no recognition at all. With the UL497B recognition, our parts successfully passed several tests

including Strike Voltage Breakdown test, Endurance Conditioning, Temperature test, Dielectric Voltage-Withstand test, Discharge test and several more.

Whereas, some competitors have only passed a flammability test for the package material, we have been recognized for much more to be included in their Protector category.

1500 Watt Peak Power Zener Transient Voltage Suppressors

Unidirectional*

The SMC series is designed to protect voltage sensitive components from high voltage, high energy transients. They have excellent clamping capability, high surge capability, low zener impedance and fast response time. The SMC series is supplied in ON Semiconductor's exclusive, cost-effective, highly reliable Surmetic™ package and is ideally suited for use in communication systems, automotive, numerical controls, process controls, medical equipment, business machines, power supplies and many other industrial/consumer applications.

Specification Features:

- Working Peak Reverse Voltage Range 5.0 V to 78 V
- Standard Zener Breakdown Voltage Range 6.7 V to 91.25 V
- Peak Power 1500 Watts @ 1 ms
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- Maximum Clamp Voltage @ Peak Pulse Current
- Low Leakage < 5 μA Above 10 V
- UL 497B for Isolated Loop Circuit Protection
- Maximum Temperature Coefficient Specified
- Response Time is Typically < 1 ns

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are readily solderable

MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:

260°C for 10 Seconds

LEADS: Modified L—Bend providing more contact area to bond pads

POLARITY: Cathode indicated by molded polarity notch

MOUNTING POSITION: Any

MAXIMUM RATINGS

Please See the Table on the Following Page



ON Semiconductor™

http://onsemi.com

PLASTIC SURFACE MOUNT ZENER TRANSIENT VOLTAGE SUPPRESSORS 5.0–78 VOLTS 1500 WATT PEAK POWER





SMC CASE 403 PLASTIC

MARKING DIAGRAM



= Year

WW = Work Week

Gxx = Specific Device Code

(See Table on Page

129)

ORDERING INFORMATION

Device †	Package	Shipping				
1SMCxxxAT3	SMC	2500/Tape & Reel				

Devices listed in *bold, italic* are ON Semiconductor **Preferred** devices. **Preferred** devices are recommended choices for future use and best overall value.

†The "T3" suffix refers to a 13 inch reel.

^{*}Bidirectional devices will not be available in this series.

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Peak Power Dissipation (Note 1.) @ T _L = 25°C, Pulse Width = 1 ms	P _{PK}	1500	W
DC Power Dissipation @ T _L = 75°C Measured Zero Lead Length (Note 2.) Derate Above 75°C	P _D	4.0	W mW/°C
Thermal Resistance from Junction to Lead	$R_{ hetaJL}$	54.6 18.3	°C/W
DC Power Dissipation (Note 3.) @ T _A = 25°C Derate Above 25°C Thermal Resistance from Junction to Ambient	P _D R _{θJA}	0.75 6.1 165	W mW/°C °C/W
Forward Surge Current (Note 4.) @ T _A = 25°C	I _{FSM}	200	А
Operating and Storage Temperature Range	T _J , T _{stg}	-65 to +150	°C

- 1. 10 X 1000 μs, non-repetitive
- 2. 1" square copper pad, FR-4 board
- 3. FR-4 board, using ON Semiconductor minimum recommended footprint, as shown in 403 case outline dimensions spec.
- 4. 1/2 sine wave (or equivalent square wave), PW = 8.3 ms, duty cycle = 4 pulses per minute maximum.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}\text{C}$ unless otherwise noted, $V_F = 3.5 \text{ V Max} \ @ \ I_F = 100 \text{ A}$) (Note 5.)

Symbol	Parameter
Ipp	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ I _{PP}
V _{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V_{BR}	Breakdown Voltage @ I _T
I _T	Test Current
I _F	Forward Current
V _F	Forward Voltage @ I _F

5. 1/2 sine wave or equivalent, PW = 8.3 ms non–repetitive duty cycle



ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

		V _{RWM}		E	Breakdow	n Voltage	Э	V _C @ I _{PP} (Note 8.)			
	Device	(Note 6.)	I _R @ V _{RWM}	V _{BR}	Volts (No	te 7.)	@ ե	V _C	I _{PP}		
Device	Marking	Volts	μ Α	Min	Nom	Max	mA	Volts	Amps		
1SMC5.0AT3	GDE	5.0	1000	6.4	6.7	7.0	10	9.2	163		
1SMC6.0AT3	GDG	6.0	1000	6.67	7.02	7.37	10	10.3	145.6		
1SMC6.5AT3	GDK	6.5	500	7.22	7.6	7.98	10	11.2	133.9		
1SMC7.0AT3	GDM	7.0	200	7.78	8.19	8.6	10	12	125		
1SMC7.5AT3	GDP	7.5	100	8.33	8.77	9.21	1	12.9	116.3		
1SMC8.0AT3	GDR	8.0	50	8.89	9.36	9.83	1	13.6	110.3		
1SMC8.5AT3	GDT	8.5	25	9.44	9.92	10.4	1	14.4	104.2		
1SMC9.0AT3	GDV	9.0	10	10	10.55	11.1	1	15.4	97.4		
1SMC10AT3	GDX	10	5	11.1	11.7	12.3	1	17	88.2		
1SMC11AT3	GDZ	11	5	12.2	12.85	13.5	1	18.2	82.4		
1SMC12AT3	GEE	12	5	13.3	14	14.7	1	19.9	75.3		
1SMC13AT3	GEG	13	5	14.4	15.15	15.9	1	21.5	69.7		
1SMC14AT3	GEK	14	5	15.6	16.4	17.2	1	23.2	64.7		
1SMC15AT3	GEM	15	5	16.7	17.6	18.5	1	24.4	61.5		
1SMC16AT3	GEP	16	5	17.8	18.75	19.7	1	26	57.7		
1SMC17AT3	GER	17	5	18.9	19.9	20.9	1	27.6	53.3		
1SMC18AT3	GET	18	5	20	21.05	22.1	1	29.2	51.4		
1SMC20AT3	GEV	20	5	22.2	23.35	24.5	1	32.4	46.3		
1SMC22AT3	GEX	22	5	24.4	25.65	26.9	1	35.5	42.2		
1SMC24AT3	GEZ	24	5	26.7	28.1	29.5	1	38.9	38.6		
1SMC26AT3	GFE	26	5	28.9	30.4	31.9	1	42.1	35.6		
1SMC28AT3	GFG	28	5	31.1	32.75	34.4	1	45.4	33		
1SMC30AT3	GFK	30	5	33.3	35.05	36.8	1	48.4	31		
1SMC33AT3	GFM	33	5	36.7	38.65	40.6	1	53.3	28.1		
1SMC36AT3	GFP	36	5	40	42.1	44.2	1	58.1	25.8		
1SMC40AT3	GFR	40	5	44.4	46.75	49.1	1	64.5	32.2		
1SMC43AT3	GFT	43	5	47.8	50.3	52.8	1	69.4	21.6		
1SMC45AT3	GFV	45	5	50	52.65	55.3	1	72.2	20.6		
1SMC48AT3	GFX	48	5	53.3	56.1	58.9	1	77.4	19.4		
1SMC51AT3	GFZ	51	5	56.7	59.7	62.7	1	82.4	18.2		
1SMC54AT3	GGE	54	5	60	63.15	66.3	1	87.1	17.2		
1SMC58AT3	GGG	58	5	64.4	67.8	71.2	1	93.6	16		
1SMC60AT3	GGK	60	5	66.7	70.2	73.7	1	96.8	15.5		
1SMC64AT3	GGM	64	5	71.1	74.85	78.6	1	103	14.6		
1SMC70AT3	GGP	70	5	77.8	81.9	86	1	113	13.3		
1SMC75AT3	GGR	75 70	5	83.3	87.7	92.1	1	121	12.4		
1SMC78AT3	GGT	78	5	86.7	91.25	95.8	1	126	11.4		

^{6.} A transient suppressor is normally selected according to the maximum working peak reverse voltage (V_{RWM}), which should be equal to or greater than the DC or continuous peak operating voltage level.

7. V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C.

^{8.} Surge current waveform per Figure 2 and derate per Figure 3 of the General Data – 1500 Watt at the beginning of this group.




Figure 1. Pulse Rating Curve

Figure 2. Pulse Waveform




Figure 3. Pulse Derating Curve

Figure 4. Dynamic Impedance

UL RECOGNITION

The entire series has *Underwriters Laboratory Recognition* for the classification of protectors (QVGV2) under the UL standard for safety 497B and File #116110. Many competitors only have one or two devices recognized or have recognition in a non-protective category. Some competitors have no recognition at all. With the UL497B recognition, our parts successfully passed several tests

including Strike Voltage Breakdown test, Endurance Conditioning, Temperature test, Dielectric Voltage-Withstand test, Discharge test and several more.

Whereas, some competitors have only passed a flammability test for the package material, we have been recognized for much more to be included in their Protector category.

APPLICATION NOTES

RESPONSE TIME

In most applications, the transient suppressor device is placed in parallel with the equipment or component to be protected. In this situation, there is a time delay associated with the capacitance of the device and an overshoot condition associated with the inductance of the device and the inductance of the connection method. The capacitive effect is of minor importance in the parallel protection scheme because it only produces a time delay in the transition from the operating voltage to the clamp voltage as shown in Figure 5.

The inductive effects in the device are due to actual turn-on time (time required for the device to go from zero current to full current) and lead inductance. This inductive effect produces an overshoot in the voltage across the equipment or component being protected as shown in Figure 6. Minimizing this overshoot is very important in the application, since the main purpose for adding a transient suppressor is to clamp voltage spikes. The SMC series have a very good response time, typically < 1 ns and negligible inductance. However, external inductive effects could produce unacceptable overshoot. Proper circuit layout,

minimum lead lengths and placing the suppressor device as close as possible to the equipment or components to be protected will minimize this overshoot.


Some input impedance represented by Z_{in} is essential to prevent overstress of the protection device. This impedance should be as high as possible, without restricting the circuit operation.


DUTY CYCLE DERATING

The data of Figure 1 applies for non-repetitive conditions and at a lead temperature of 25°C. If the duty cycle increases, the peak power must be reduced as indicated by the curves of Figure 7. Average power must be derated as the lead or ambient temperature rises above 25°C. The average power derating curve normally given on data sheets may be normalized and used for this purpose.

At first glance the derating curves of Figure 7 appear to be in error as the 10 ms pulse has a higher derating factor than the 10 μ s pulse. However, when the derating factor for a given pulse of Figure 7 is multiplied by the peak power value of Figure 1 for the same pulse, the results follow the expected trend.

TYPICAL PROTECTION CIRCUIT








Figure 5.

Figure 6.




Figure 7. Typical Derating Factor for Duty Cycle

1500 Watt Peak Power Zener Transient Voltage Suppressors

Unidirectional*

The SMC series is designed to protect voltage sensitive components from high voltage, high energy transients. They have excellent clamping capability, high surge capability, low zener impedance and fast response time. The SMC series is supplied in ON Semiconductor's exclusive, cost-effective, highly reliable Surmetic™ package and is ideally suited for use in communication systems, automotive, numerical controls, process controls, medical equipment, business machines, power supplies and many other industrial/consumer applications.

Specification Features:

- Working Peak Reverse Voltage Range 5.8 to 77.8 V
- Standard Zener Breakdown Voltage Range 6.8 to 91 V
- Peak Power 1500 Watts @ 1 ms
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- Maximum Clamp Voltage @ Peak Pulse Current
- Low Leakage < 5 μA Above 10 V
- UL 497B for Isolated Loop Circuit Protection
- Maximum Temperature Coefficient Specified
- Response Time is Typically < 1 ns

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are readily solderable

MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:

260°C for 10 Seconds

LEADS: Modified L—Bend providing more contact area to bond pads

POLARITY: Cathode indicated by molded polarity notch

MOUNTING POSITION: Any

MAXIMUM RATINGS

Please See the Table on the Following Page



ON Semiconductor™

http://onsemi.com

PLASTIC SURFACE MOUNT ZENER OVERVOLTAGE TRANSIENT SUPPRESSORS 5.8–78 VOLTS 1500 WATT PEAK POWER





SMC CASE 403 PLASTIC

MARKING DIAGRAM



= Year

WW = Work Week

xxxA = Specific Device Code

(See Table on Page

135)

ORDERING INFORMATION

Device †	Package	Shipping				
1.5SMCxxxAT3	SMC	2500/Tape & Reel				

Devices listed in *bold, italic* are ON Semiconductor **Preferred** devices. **Preferred** devices are recommended choices for future use and best overall value.

†The "T3" suffix refers to a 13 inch reel.

^{*}Bidirectional devices will not be available in this series.


MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Peak Power Dissipation (Note 1.) @ T _L = 25°C, Pulse Width = 1 ms	P _{PK}	1500	W
DC Power Dissipation @ T _L = 75°C Measured Zero Lead Length (Note 2.) Derate Above 75°C Thermal Resistance from Junction to Lead	P_{D}	4.0 54.6 18.3	W mW/°C °C/W
DC Power Dissipation (Note 3.) @ T _A = 25°C Derate Above 25°C Thermal Resistance from Junction to Ambient	P _D R _{θJA}	0.75 6.1 165	W mW/°C °C/W
Forward Surge Current (Note 4.) @ T _A = 25°C	I _{FSM}	200	А
Operating and Storage Temperature Range	T _J , T _{stg}	-65 to +150	°C

- 1. 10 X 1000 μs, non-repetitive
- 2. 1" square copper pad, FR-4 board
- 3. FR-4 board, using ON Semiconductor minimum recommended footprint, as shown in 403 case outline dimensions spec.
- 4. 1/2 sine wave (or equivalent square wave), PW = 8.3 ms, duty cycle = 4 pulses per minute maximum.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}\text{C}$ unless otherwise noted, $V_F = 3.5 \text{ V Max}$. @ I_F (Note) = 100 A)

Symbol	Parameter
I _{PP}	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ I _{PP}
V _{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V _{BR}	Breakdown Voltage @ I _T
I _T	Test Current
ΘV_{BR}	Maximum Temperature Coefficient of V_{BR}
I _F	Forward Current
V _F	Forward Voltage @ I _F





ELECTRICAL CHARACTERISTICS (Devices listed in bold, italic are ON Semiconductor Preferred devices.)

		V _{RWM}		Breakdown Voltage			V _C @ I _{PP}	(Note 8.)		
	Device	(Note 6.)	I _R @ V _{RWM}	V _{BR} \	V _{BR} Volts (Note 7.)			V _C	I _{PP}	ΘV _{BR}
Device	Marking	Volts	μ Α	Min	Nom	Max	mA	Volts	Amps	%/°C
1.5SMC6.8AT3	6V8A	5.8	1000	6.45	6.8	7.14	10	10.5	143	0.057
1.5SMC7.5AT3	7V5A	6.4	500	7.13	7.5	7.88	10	11.3	132	0.061
1.5SMC8.2AT3	8V2A	7.02	200	7.79	8.2	8.61	10	12.1	124	0.065
1.5SMC9.1AT3	9V1A	7.78	50	8.65	9.1	9.55	1	13.4	112	0.068
1.5SMC10AT3 1.5SMC11AT3 1.5SMC12AT3 1.5SMC13AT3	10A 11A 12A 13A	8.55 9.4 10.2 11.1	10 5 5 5	9.5 10.5 11.4 12.4	10 11 12 13	10.5 11.6 12.6 13.7	1 1 1	14.5 15.6 16.7 18.2	103 96 90 82	0.073 0.075 0.078 0.081
1.5SMC15AT3	15A	12.8	5	14.3	15	15.8	1	21.2	71	0.084
1.5SMC16AT3	16A	13.6	5	15.2	16	16.8	1	22.5	67	0.086
1.5SMC18AT3	18A	15.3	5	17.1	18	18.9	1	25.2	59.5	0.088
1.5SMC20AT3	20A	17.1	5	19	20	21	1	27.7	54	0.09
1.5SMC22AT3	22A	18.8	5	20.9	22	23.1	1	30.6	49	0.092
1.5SMC24AT3	24A	20.5	5	22.8	24	25.2	1	33.2	45	0.094
1.5SMC27AT3	27A	23.1	5	25.7	27	28.4	1	37.5	40	0.096
1.5SMC30AT3	30A	25.6	5	28.5	30	31.5	1	41.4	36	0.097
1.5SMC33AT3	33A	28.2	5	31.4	33	34.7	1	45.7	33	0.098
1.5SMC36AT3	36A	30.8	5	34.2	36	37.8	1	49.9	30	0.099
1.5SMC39AT3	39A	33.3	5	37.1	39	41	1	53.9	28	0.1
1.5SMC43AT3	43A	36.8	5	40.9	43	45.2	1	59.3	25.3	0.101
1.5SMC47AT3	47A	40.2	5	44.7	47	49.4 53.6 58.8 65.1	1	64.8	23.2	0.101
1.5SMC51AT3	51A	43.6	5	48.5	51		1	70.1	21.4	0.102
1.5SMC56AT3	56A	47.8	5	53.2	56		1	77	19.5	0.103
1.5SMC62AT3	62A	53	5	58.9	62		1	85	17.7	0.104
1.5SMC68AT3 1.5SMC75AT3 1.5SMC82AT3 1.5SMC91AT3	68A 75A 82A 91A	58.1 64.1 70.1 77.8	5 5 5 5	64.6 71.3 77.9 86.5	68 75 82 91	71.4 78.8 86.1 95.5	1 1 1	92 103 113 125	16.3 14.6 13.3 12	0.104 0.105 0.105 0.106

^{6.} A transient suppressor is normally selected according to the working peak reverse voltage (V_{RWM}), which should be equal to or greater than the DC or continuous peak operating voltage level.

^{7.} V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C.

^{8.} Surge current waveform per Figure 2 and derate per Figure 3 of the General Data – 1500 Watt at the beginning of this group.




Figure 1. Pulse Rating Curve

Figure 2. Pulse Waveform




Figure 3. Pulse Derating Curve

Figure 4. Dynamic Impedance

UL RECOGNITION

The entire series has *Underwriters Laboratory Recognition* for the classification of protectors (QVGV2) under the UL standard for safety 497B and File #116110. Many competitors only have one or two devices recognized or have recognition in a non-protective category. Some competitors have no recognition at all. With the UL497B recognition, our parts successfully passed several tests

including Strike Voltage Breakdown test, Endurance Conditioning, Temperature test, Dielectric Voltage-Withstand test, Discharge test and several more.

Whereas, some competitors have only passed a flammability test for the package material, we have been recognized for much more to be included in their Protector category.

APPLICATION NOTES

RESPONSE TIME

In most applications, the transient suppressor device is placed in parallel with the equipment or component to be protected. In this situation, there is a time delay associated with the capacitance of the device and an overshoot condition associated with the inductance of the device and the inductance of the connection method. The capacitive effect is of minor importance in the parallel protection scheme because it only produces a time delay in the transition from the operating voltage to the clamp voltage as shown in Figure 5.

The inductive effects in the device are due to actual turn-on time (time required for the device to go from zero current to full current) and lead inductance. This inductive effect produces an overshoot in the voltage across the equipment or component being protected as shown in Figure 6. Minimizing this overshoot is very important in the application, since the main purpose for adding a transient suppressor is to clamp voltage spikes. The SMC series have a very good response time, typically < 1 ns and negligible inductance. However, external inductive effects could produce unacceptable overshoot. Proper circuit layout,

minimum lead lengths and placing the suppressor device as close as possible to the equipment or components to be protected will minimize this overshoot.


Some input impedance represented by Z_{in} is essential to prevent overstress of the protection device. This impedance should be as high as possible, without restricting the circuit operation.


DUTY CYCLE DERATING

The data of Figure 1 applies for non-repetitive conditions and at a lead temperature of 25°C. If the duty cycle increases, the peak power must be reduced as indicated by the curves of Figure 7. Average power must be derated as the lead or ambient temperature rises above 25°C. The average power derating curve normally given on data sheets may be normalized and used for this purpose.

At first glance the derating curves of Figure 7 appear to be in error as the 10 ms pulse has a higher derating factor than the 10 μ s pulse. However, when the derating factor for a given pulse of Figure 7 is multiplied by the peak power value of Figure 1 for the same pulse, the results follow the expected trend.

TYPICAL PROTECTION CIRCUIT








Figure 5.

Figure 6.




Figure 7. Typical Derating Factor for Duty Cycle

CHAPTER 5 Transient Voltage Suppressor Arrays – Surface Mounted Data Sheets

Preferred Devices

24 and 40 Watt Peak Power Zener Transient Voltage Suppressors

SOT-23 Dual Common Anode Zeners for ESD Protection

These dual monolithic silicon zener diodes are designed for applications requiring transient overvoltage protection capability. They are intended for use in voltage and ESD sensitive equipment such as computers, printers, business machines, communication systems, medical equipment and other applications. Their dual junction common anode design protects two separate lines using only one package. These devices are ideal for situations where board space is at a premium.

Specification Features:

- SOT–23 Package Allows Either Two Separate Unidirectional Configurations or a Single Bidirectional Configuration
- Working Peak Reverse Voltage Range 3 V to 26 V
- Standard Zener Breakdown Voltage Range 5.6 V to 33 V
- Peak Power 24 or 40 Watts @ 1.0 ms (Unidirectional), per Figure 5. Waveform
- ESD Rating of Class N (exceeding 16 kV) per the Human Body Model
- Maximum Clamping Voltage @ Peak Pulse Current
- Low Leakage < 5.0 μA
- Flammability Rating UL 94V-O

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic case

FINISH: Corrosion resistant finish, easily solderable

MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:

260°C for 10 Seconds

Package designed for optimal automated board assembly Small package size for high density applications Available in 8 mm Tape and Reel

Use the Device Number to order the 7 inch/3,000 unit reel. Replace the "T1" with "T3" in the Device Number to order the 13 inch/10,000 unit reel.



ON Semiconductor™


http://onsemi.com

PIN 1. CATHODE 2. CATHODE 3. ANODE





SOT-23 CASE 318 STYLE 12



ORDERING INFORMATION

Device	Package	Shipping				
MMBZ5V6ALT1	SOT-23	3000/Tape & Reel				
MMBZ6V2ALT1	SOT-23	3000/Tape & Reel				
MMBZ6V8ALT1	SOT-23	3000/Tape & Reel				
MMBZ9V1ALT1	SOT-23	3000/Tape & Reel				
MMBZ10VALT1	SOT-23	3000/Tape & Reel				
MMBZ12VALT1	SOT-23	3000/Tape & Reel				
MMBZ15VALT1	SOT-23	3000/Tape & Reel				
MMBZ18VALT1	SOT-23	3000/Tape & Reel				
MMBZ20VALT1	SOT-23	3000/Tape & Reel				
MMBZ27VALT1	SOT-23	3000/Tape & Reel				
MMBZ33VALT1	SOT-23	3000/Tape & Reel				

Preferred devices are recommended choices for future use and best overall value.

DEVICE MARKING INFORMATION

See specific marking information in the device marking column of the table on page 142 of this data sheet.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	P_{pk}	24 40	Watts
Total Power Dissipation on FR–5 Board (Note 2.) @ T _A = 25°C Derate above 25°C	P _D	225 1.8	mW mW/°C
Thermal Resistance Junction to Ambient	$R_{ heta JA}$	556	°C/W
Total Power Dissipation on Alumina Substrate (Note 3.) @ T _A = 25°C Derate above 25°C	P _D	300 2.4	mW mW/°C
Thermal Resistance Junction to Ambient	$R_{ heta JA}$	417	°C/W
Junction and Storage Temperature Range	T _J , T _{stg}	- 55 to +150	°C
Lead Solder Temperature – Maximum (10 Second Duration)	TL	260	°C


- 1. Non–repetitive current pulse per Figure 5. and derate above $T_A = 25^{\circ}C$ per Figure 6.
- 2. $FR-5 = 1.0 \times 0.75 \times 0.62$ in.
- 3. Alumina = $0.4 \times 0.3 \times 0.024$ in., 99.5% alumina

ELECTRICAL CHARACTERISTICS

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$

UNIDIRECTIONAL (Circuit tied to Pins 1 and 3 or 2 and 3)

Symbol	Parameter
I _{PP}	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ I _{PP}
V _{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V _{BR}	Breakdown Voltage @ I _T
I _T	Test Current
ΘV _{BR}	Maximum Temperature Coefficient of V _{BR}
I _F	Forward Current
V _F	Forward Voltage @ I _F
Z _{ZT}	Maximum Zener Impedance @ I _{ZT}
I _{ZK}	Reverse Current
Z _{ZK}	Maximum Zener Impedance @ I _{ZK}



^{*}Other voltages may be available upon request

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

UNIDIRECTIONAL (Circuit tied to Pins 1 and 3 or Pins 2 and 3)

 $(V_F = 0.9 \text{ V Max } @ I_F = 10 \text{ mA})$

24 WATTS

			I _R @	Breakdown Voltage			Breakdown Voltage Max Zener Impedance (Note 5.)			9 5.)	V _C (Not		
	Device	V _{RWM}	V _{RWM}	V _{BR} (Note 4.) (V)		@ h	Z _{ZT} @ I _{ZT}	Z _{ZK} @ I _{ZK}		٧c	I _{PP}	ΘV_{BR}	
Device	Marking	Volts	μΑ	Min	Nom	Max	mA	Ω	Ω	mA	٧	Α	mV/°C
MMBZ5V6ALT1	5A6	3.0	5.0	5.32	5.6	5.88	20	11	1600	0.25	8.0	3.0	1.26
MMBZ6V2ALT1	6A2	3.0	0.5	5.89	6.2	6.51	1.0	_	_	_	8.7	2.76	2.80

 $(V_F = 1.1 \text{ V Max } @ I_F = 200 \text{ mA})$

				Breakdown Voltage				V _C @ I _{PP} (Note 6.)		
	Device	V _{RWM}	I _R @ V _{RWM}	V _{BR} (Note 4.) (V)			@ h	V _C	I _{PP}	ΘV_{BR}
Device	Marking	Volts	μΑ	Min	Nom	Max	mA	V	Α	mV/°C
MMBZ6V8ALT1	6A8	4.5	0.5	6.46	6.8	7.14	1.0	9.6	2.5	3.4
MMBZ9V1ALT1	9A1	6.0	0.3	8.65	9.1	9.56	1.0	14	1.7	7.5
MMBZ10VALT1	10A	6.5	0.3	9.50	10	10.5	1.0	14.2	1.7	7.5

 $(V_F = 1.1 \text{ V Max } @ I_F = 200 \text{ mA})$

40 WATTS

				Breakdown Voltage				V _C @ I _{PP} (Note 6.)		
	Device V _{RWM}		I _R @ V _{RWM}	V _{BR} (Note 4.) (V)			@ ե	V _C	I _{PP}	ΘV_{BR}
Device	Marking	Volts	nA	Min	Nom	Max	mA	V	Α	mV/°C
MMBZ12VALT1	12A	8.5	200	11.40	12	12.60	1.0	17	2.35	7.5
MMBZ15VALT1	15A	12	50	14.25	15	15.75	1.0	21	1.9	12.3
MMBZ18VALT1	18A	14.5	50	17.10	18	18.90	1.0	25	1.6	15.3
MMBZ20VALT1	20A	17	50	19.00	20	21.00	1.0	28	1.4	17.2
MMBZ27VALT1	27A	22	50	25.65	27	28.35	1.0	40	1.0	24.3
MMBZ33VALT1	33A	26	50	31.35	33	34.65	1.0	46	0.87	30.4

^{4.} V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C.

^{5.} Z_{ZT} and Z_{ZK} are measured by dividing the AC voltage drop across the device by the AC current applied. The specified limits are for $I_{Z(AC)}$ = 0.1 $I_{Z(DC)}$, with the AC frequency = 1.0 kHz.

^{6.} Surge current waveform per Figure 5. and derate per Figure 6.

TYPICAL CHARACTERISTICS




Figure 1. Typical Breakdown Voltage versus Temperature

(Upper curve for each voltage is bidirectional mode, lower curve is unidirectional mode)




Figure 2. Typical Leakage Current versus Temperature




Figure 3. Typical Capacitance versus Bias Voltage (Upper curve for each voltage is unidirectional mode, lower curve is bidirectional mode)




Figure 4. Steady State Power Derating Curve

MMBZ5V6ALT1 Series

TYPICAL CHARACTERISTICS




Figure 5. Pulse Waveform




Figure 6. Pulse Derating Curve




Figure 7. Maximum Non-repetitive Surge Power, Ppk versus PW

Power is defined as $V_{RSM} \ x \ I_Z(pk)$ where V_{RSM} is the clamping voltage at $I_Z(pk).$




Figure 8. Maximum Non-repetitive Surge Power, P_{pk}(NOM) versus PW

Power is defined as $V_Z(NOM) \times I_Z(pk)$ where $V_Z(NOM)$ is the nominal zener voltage measured at the low test current used for voltage classification.


MMBZ5V6ALT1 Series

TYPICAL COMMON ANODE APPLICATIONS


A quad junction common anode design in a SOT-23 package protects four separate lines using only one package. This adds flexibility and creativity to PCB design especially

when board space is at a premium. Two simplified examples of TVS applications are illustrated below.

Computer Interface Protection



Microprocessor Protection



SOLDERING PRECAUTIONS

Preferred Devices

40 Watt Peak Power Zener Transient Voltage Suppressors

SOT-23 Dual Common Cathode Zeners for ESD Protection

These dual monolithic silicon zener diodes are designed for applications requiring transient overvoltage protection capability. They are intended for use in voltage and ESD sensitive equipment such as computers, printers, business machines, communication systems, medical equipment and other applications. Their dual junction common cathode design protects two separate lines using only one package. These devices are ideal for situations where board space is at a premium.

Specification Features:

- SOT–23 Package Allows Either Two Separate Unidirectional Configurations or a Single Bidirectional Configuration
- Working Peak Reverse Voltage Range 12.8 V, 22 V
- Standard Zener Breakdown Voltage Range 15 V, 27 V
- Peak Power 40 Watts @ 1.0 ms (Bidirectional), per Figure 5. Waveform
- ESD Rating of Class N (exceeding 16 kV) per the Human Body Model
- Maximum Clamping Voltage @ Peak Pulse Current
- Low Leakage < 100 nA
- Flammability Rating UL 94V-O

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic case

FINISH: Corrosion resistant finish, easily solderable

MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:

260°C for 10 Seconds


Package designed for optimal automated board assembly Small package size for high density applications Available in 8 mm Tape and Reel

Use the Device Number to order the 7 inch/3,000 unit reel. Replace the "T1" with "T3" in the Device Number to order the 13 inch/10,000 unit reel.



ON Semiconductor™

http://onsemi.com




PIN 1. ANODE 2. ANODE 3. CATHODE



SOT-23 CASE 318 STYLE 9

MARKING DIAGRAM



xxx = 15D or 27C M = Date Code

ORDERING INFORMATION

Device	Package	Shipping		
MMBZ15VDLT1	SOT-23	3000/Tape & Reel		
MMBZ15VDLT3	SOT-23	10,000/Tape & Reel		
MMBZ27VCLT1	SOT-23	3000/Tape & Reel		

Preferred devices are recommended choices for future use and best overall value

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Power Dissipation @ 1.0 ms (Note 1.) @ T _L ≤ 25°C	P _{pk}	40	Watts
Total Power Dissipation on FR–5 Board (Note 2.) @ T _A = 25°C Derate above 25°C	P _D	225 1.8	mW mW/°C
Thermal Resistance Junction to Ambient	$R_{ hetaJA}$	556	°C/W
Total Power Dissipation on Alumina Substrate (Note 3.) @ T _A = 25°C Derate above 25°C	P _D	300 2.4	mW mW/°C
Thermal Resistance Junction to Ambient	$R_{ hetaJA}$	417	°C/W
Junction and Storage Temperature Range	T _J , T _{stg}	- 55 to +150	°C
Lead Solder Temperature – Maximum (10 Second Duration)	TL	230	°C


- 1. Non–repetitive current pulse per Figure 5. and derate above T_A = 25°C per Figure 6.
- 2. $FR-5 = 1.0 \times 0.75 \times 0.62$ in.
- 3. Alumina = 0.4 x 0.3 x 0.024 in., 99.5% alumina

ELECTRICAL CHARACTERISTICS

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$

UNIDIRECTIONAL (Circuit tied to Pins 1 and 3 or 2 and 3)

Symbol	Parameter
Ipp	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ I _{PP}
V _{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V_{BR}	Breakdown Voltage @ I _T
I _T	Test Current
ΘV_{BR}	Maximum Temperature Coefficient of V _{BR}
I _F	Forward Current
V _F	Forward Voltage @ I _F



ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

UNIDIRECTIONAL (Circuit tied to Pins 1 and 3 or Pins 2 and 3)

 $(V_F = 0.9 \text{ V Max } @ I_F = 10 \text{ mA})$

					Breakdown Voltage			V _C @ I _{PP}	(Note 5.)	
	Device	V _{RWM}	I _R @ V _{RWM}	V _{BF}	V _{BR} (Note 4.) (V)		@ Һ	V _C	I _{PP}	ΘV_{BR}
Device	Marking	Volts	nA	Min	Nom	Max	mA	V	Α	mV/°C
MMBZ15VDLT1	15D	12.8	100	14.3	15	15.8	1.0	21.2	1.9	12

 $(V_F = 1.1 \text{ V Max } @ I_F = 200 \text{ mA})$

				Breakdown Voltage				V _C @ I _{PP}	(Note 5.)	
	Device	V _{RWM}	I _R @ V _{RWM}	V _{BF}	V _{BR} (Note 4.) (V)		@ Һ	V _C	I _{PP}	ΘV_{BR}
Device	Marking	Volts	nA	Min	Nom	Max	mA	V	Α	mV/°C
MMBZ27VCLT1	27C	22	50	25.65	27	28.35	1.0	38	1.0	26

- 4. V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C.
- 5. Surge current waveform per Figure 5. and derate per Figure 6.

TYPICAL CHARACTERISTICS




Figure 1. Typical Breakdown Voltage versus Temperature




Figure 2. Typical Breakdown Voltage versus Temperature




Figure 3. Typical Leakage Current versus Temperature




Figure 4. Steady State Power Derating Curve

Figure 5. Pulse Waveform




Figure 6. Pulse Derating Curve

SOLDERING PRECAUTIONS

24 Watt Peak Power Zener Transient Voltage Suppressors

SC-59 Quad Common Anode for Zeners ESD Protection

These quad monolithic silicon voltage suppressors are designed for applications requiring transient voltage protection capability. They are intended for use in voltage and ESD sensitive equipment such as computers, printers, business machines, communication systems, medical equipment, and other applications. Their quad junction common anode design protects four separate lines using only one package. These devices are ideal for situations where board space is at a premium.

Specification Features:

- SC-59 Package Allows Four Separate Unidirectional Configurations
- Working Peak Reverse Voltage Range 3.0 V to 2.5 V
- Standard Zener Breakdown Voltage Range 5.6 V to 33 V
- Peak Power Minimum 24 W @ 1 ms (Unidirectional), per Figure 5
- Peak Power Minimum 150 W @ 20 µs (Unidirectional), per Figure 6
- ESD Rating of Class 3 (> 16 KV) per Human Body Model
- Maximum Clamp Voltage @ Peak Pulse Current
- Package Designed for Optimal Automated Board Assembly
- Small Package Size for High Density Applications
- Low Leakage < 2.0 μA

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are readily solderable

MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:

260°C for 10 Seconds

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Power Dissipation (Note 1.) @ 1.0 ms @ T _L ≤ 25°C	P _{PK}	24	W
Peak Power Dissipation (Note 2.) @ 20 μ s @ T _L \leq 25°C	P _{PK}	150	W
Total Power Dissipation (Note 3.) @ T _A = 25°C Derate Above 25°C Thermal Resistance – Junction to Ambient	P _D R _{θJA}	225 1.8 556	mW mW/°C °C/W
Total Power Dissipation (Note 4.) @ T _A = 25°C Derate Above 25°C Thermal Resistance – Junction to Ambient	P _D R _{θJA}	300 2.4 417	mW mW/°C °C/W
Junction and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C

- 1. Nonrepetitive current pulse per Figure 5 and derated above $T_A = 25^{\circ}C$ per Figure 4
- Nonrepetitive current pulse per Figure 6 and derated above T_A = 25°C per Figure 4
- 3. FR-5 board = 1.0 X 0.75 X 0.62 in.
- 4. Alumina substrate = 0.4 X 0.3 X 0.024 in., 99.5% alumina




ON Semiconductor™

http://onsemi.com

PIN ASSIGNMENT



SC-59 CASE 318F STYLE 1



PIN 1. CATHODE

- 2. ANODE
- 3. CATHODE
- 4. CATHODE
- 5. ANODE
- 6. CATHODE

MARKING DIAGRAM



= Device Code

(See Table Next Page)

M = Date Code

ORDERING INFORMATION


Device †	Package	Shipping		
MMQAxxxT1	SC-59	3000/Tape & Reel		
MMQAxxxT3	SC-59	10,000/Tape & Reel		

†The "T1" suffix refers to an 8 mm, 7 inch reel. The "T3" suffix refers to an 8 mm, 13 inch reel.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted, $V_F = 0.9 \text{ V Max.} @ I_F \text{ (Note 5.)} = 10 \text{ mA)}$

Unidirectional (Circuit tied to Pins 1, 2 and 5; Pins 2, 3 and 5; or 2, 4 and 6; or Pins 2, 5 and 6)

	,
Symbol	Parameter
I _{PP}	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ I _{PP}
V _{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
Z _{ZT}	Maximum Zener Impedance @ I _{ZT}
V _{BR}	Breakdown Voltage @ I _T
I _T	Test Current
ΘV_{BR}	Maximum Temperature Coefficient of V _{BR}
I _F	Forward Current
V _F	Forward Voltage @ I _F



ELECTRICAL CHARACTERISTICS


			I _R @	Е	Breakdow	n Voltage	е	Z _{ZT} (N	ote 6.)	V _C @ I _{PP}	(Note 7.)	
	Device	V _{RWM}	V _{RWM}	V _{BR} (i	Note 5.) ('	Volts)	@ Һ	221 (i		V _C	I _{PP}	ΘV _{BR}
Device	Marking	Volts	nA	Min	Nom	Max	mA	Ω	mA	Volts	Amps	mW/°C
MMQA5V6T1	5A6	3.0	2000	5.32	5.6	5.88	1.0	400	1.0	8.0	3.0	1.26
MMQA6V2T1	6A2	4.0	700	5.89	6.2	6.51	1.0	300	1.0	9.0	2.66	10.6
MMQA6V8T1	6A8	4.3	500	6.46	6.8	7.14	1.0	300	1.0	9.8	2.45	10.9
MMQA12VT1	12A	9.1	75	11.4	12	12.6	1.0	80	1.0	17.3	1.39	14
MMQA13VT1	13A	9.8	75	12.35	13	13.65	1.0	80	1.0	18.6	1.29	15
MMQA15VT1	15A	11	75	14.25	15	15.75	1.0	80	1.0	21.7	1.1	16
MMQA18VT1	18A	14	75	17.1	18	18.9	1.0	80	1.0	26	0.923	19
MMQA20VT1	20A	15	75	19.0	20	21.0	1.0	80	1.0	28.6	0.84	20.1
MMQA21VT1	21A	16	75	19.95	21	22.05	1.0	80	1.0	30.3	0.792	21
MMQA22VT1	22A	17	75	20.9	22	23.1	1.0	80	1.0	31.7	0.758	22
MMQA24VT1	24A	18	75	22.8	24	25.2	1.0	100	1.0	34.6	0.694	25
MMQA27VT1	27A	21	75	25.65	27	28.35	1.0	125	1.0	39.0	0.615	28
MMQA30VT1	30A	23	75	28.5	30	31.5	1.0	150	1.0	43.3	0.554	32
MMQA33VT1	33A	25	75	31.35	33	34.65	1.0	200	1.0	48.6	0.504	37

^{5.} V_{BR} measured at pulse test current I_T at an ambient temperature of 25°C
6. Z_{ZT} is measured by dividing the AC voltage drop across the device by the AC current supplied. The specified limits are I_Z(ac) = 0.1 I_Z(dc) with the AC frequency = 1.0 kHz

^{7.} Surge current waveform per Figure 5 and derate per Figure 4

TYPICAL CHARACTERISTICS

100







Figure 1. Typical Capacitance

Figure 2. Typical Leakage Current






Figure 3. Steady State Power Derating Curve

Figure 4. Pulse Derating Curve

TYPICAL CHARACTERISTICS




Figure 5. $10 \times 1000 \ \mu s$ Pulse Waveform




Figure 6. $8 \times 20~\mu s$ Pulse Waveform




Figure 7. Maximum Non-Repetitive Surge Power, Ppk versus PW

Power is defined as $V_{RSM} \times I_Z(pk)$ where V_{RSM} is the clamping voltage at $I_Z(pk)$.





Figure 8. Typical Maximum Non-Repetitive Surge Power, Ppk versus V_{BR}

TYPICAL COMMON ANODE APPLICATIONS


A quad junction common anode design in a SC-74 package protects four separate lines using only one package. This adds flexibility and creativity to PCB design especially

when board space is at a premium. A simplified example of MMQA Series Device applications is illustrated below.

Computer Interface Protection



Microprocessor Protection



MSQA6V1W5T2

Quad Array for ESD Protection

This quad monolithic silicon voltage suppressor is designed for applications requiring transient overvoltage protection capability. It is intended for use in voltage and ESD sensitive equipment such as computers, printers, business machines, communication systems, medical equipment, and other applications. Its quad junction common anode design protects four separate lines using only one package. These devices are ideal for situations where board space is at a premium.

Specification Features

- SC88A Package Allows Four Separate Unidirectional Configurations
- Low Leakage < 1 μA @ 3 Volt
- Breakdown Voltage: 6.1 Volt 7.2 Volt @ 1 mA
- Low Capacitance (90 pF typical)
- ESD Protection Meeting IEC1000-4-2

Mechanical Characteristics

- Void Free, Transfer–Molded, Thermosetting Plastic Case
- Corrosion Resistant Finish, Easily Solderable
- Package Designed for Optimal Automated Board Assembly
- Small Package Size for High Density Applications



ON Semiconductor™

http://onsemi.com

DIAGRAM 4Π 5Π




SC-88A/SOT-323 CASE 419A



MARKING

61 = Device Marking D = One Digit Date Code



ORDERING INFORMATION

Device	Package	Shipping		
MSQA6V1W5T2	SC-88A	3000/Tape & Reel		

NOTE: T2 Suffix Devices are Packaged with Pin 1 Opposing Sprocket Hole.

MSQA6V1W5T2

MAXIMUM RATINGS ($T_A = 25^{\circ}C$ unless otherwise noted)

	Characteristic	Symbol	Value	Unit
Peak Power Dissipation	on @ 20 μs @T _A ≤ 25°C (Note 1.)	P _{pk}	150	Watts
Steady State Power -	1 Diode (Note 2.)	P _D	385	mW
Thermal Resistance Above 25°C, Derate	e Junction to Ambient	$R_{ hetaJA}$	325 3.1	°C/W mW/°C
Maximum Junction Te	mperature	T _{Jmax}	150	°C
Operating Junction ar	nd Storage Temperature Range	T _J T _{stg}	-55 to +150	°C
ESD Discharge	MIL STD 883C – Method 3015–6 IEC1000–4–2, Air Discharge IEC1000–4–2, Contact Discharge	V _{PP}	16 16 9	kV
Lead Solder Tempera	ture (10 seconds duration)	TL	260	°C

ELECTRICAL CHARACTERISTICS

	Breakdown Voltage V _{BR} @ 1 mA (Volts)		Leakage Current I _{RM} @ V _{RM} = 3 V	Capacitance @ 0 V Bias	Max V _F @ I _F = 200 mA	
Device	Min	Nom	Max	(μΑ)	(pF)	(V)
MSQA6V1W5	6.1	6.6	7.2	1.0	90	1.25

^{1.} Non-repetitive current per Figure 1. Derate per Figure 2.




Figure 1. Pulse Width





Figure 2. $8 \times 20~\mu s$ Pulse Waveform

^{2.} Only 1 diode under power. For all 4 diodes under power, P_D will be 25%. Mounted on FR-4 board with min pad.


MSQA6V1W5T2



100 90 80 70 60 50 40 30 20 10 0 1.0 2.0 3.0 4.0 5.0 0 **BIAS VOLTAGE (VOLTS)**

Figure 3. Pulse Derating Curve

Figure 4. Capacitance






Figure 5. Forward Voltage

Figure 6. Clamping Voltage versus Peak Pulse Current (Reverse Direction)




Figure 7. Clamping Voltage versus Peak Pulse Current (Forward Direction)

DF6A6.8FUT1

Quad Array for ESD Protection

This quad voltage suppressor is designed for applications requiring transient overvoltage protection capability. It is intended for use in voltage and ESD sensitive equipment such as computers, printers, business machines, communication systems, medical equipment, and other applications. Its quad junction common anode design protects four separate lines using only one package. These devices are ideal for situations where board space is at a premium.

Specification Features

- SC-88 Package Allows Four Separate Unidirectional Configurations
- Low Leakage < 1 μA @ 5 Volt
- Breakdown Voltage: 6.4 7.2 Volt @ 5 mA
- Low Capacitance (40 pF typical)
- ESD Protection Meeting 61000–4–2 Level 4 and 16 kV Human Body Model

Mechanical Characteristics

- Void Free, Transfer-Molded, Thermosetting Plastic Case
- Corrosion Resistant Finish, Easily Solderable
- Package Designed for Optimal Automated Board Assembly
- Small Package Size for High Density Applications

MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)


Rating	Symbol	Value	Unit
Peak Power Dissipation @ 8 x 20 μs (Note 1)	P _{pk}	75	Watts
Steady State Power Dissipation (Note 2)	P _D	385	mW
Thermal Resistance – Junction to Ambient Derate Above 25°C	$R_{ heta JA}$	328 3.0	°C/W mW/°C
Maximum Junction Temperature	T _{Jmax}	150	°C
Operating Junction and Storage Temperature Range	T _J , T _{stg}	–55 to +150	°C
ESD Discharge MIL STD 883C – Method 3015–6 IEC61000–4–2, Air Discharge IEC61000–4–2, Contact Discharge	V _{PP}	16 16 8	kV
Lead Solder Temperature (10 seconds duration)	T _L	260	°C

- 1. Per Waveform Figure 1
- 2. Mounted on FR-5 Board = 1.0 X 0.75 X 0.062 in.



ON Semiconductor™

http://onsemi.com





SC-88 CASE 419B PLASTIC






68 = Device Marking
d = One Digit Date Code
O = Pin 1 Indicator

ORDERING INFORMATION

Device	Package	Shipping
DF6A6.8FUT1	SC-88	3000/Tape & Reel


DF6A6.8FUT1



V-I Curve

ELECTRICAL CHARACTERISTICS

	Device		down Vo	-	Leakage Current I _{RM} @ V _{RWM} = 5 V	Typical Capacitance @ 0 V Bias	Max V _F @ I _F = 10 mA	Max Z _Z @ 5 mA	Max Z _{ZK} @ 0.5 mA
Device	Marking	Min	Nom	Max	(μΑ)	(pF)	(V)	(Ω)	(Ω)
DF6A6.8FUT1	68	6.4	6.8	7.2	1.0	40	1.25	30	300






Figure 1. $8 \times 20~\mu s$ Pulse Waveform

0.0001 0.0001

PEAK PULSE CURRENT (AMPS)

8 x 20 μs per Figure 1 —

Figure 2. Capacitance

Figure 3. Forward Voltage

V_C, CLAMPING VOLTAGE (VOLTS)

Figure 4. Clamping Voltage versus Peak
Pulse Current

10

12

8

SMS05T1

SC-74 Quad Transient Voltage Suppressor

for ESD Protection

This quad monolithic silicon voltage suppressor is designed for applications requiring transient overvoltage protection capability. It is intended for use in voltage and ESD sensitive equipment such as computers, printers, business machines, communication systems and other applications. This quad device provides superior surge protection over current quad Zener MMQA series by providing up to 350 watts peak power.

Features:

- SC-74 Package Allows Four Separate Unidirectional Configurations
- Peak Power 350 Watts, 8 x 20 μS
- ESD Rating of Class N (Exceeding 25 kV) per the Human Body Model
- ESD Rating:

IEC 61000-4-2 (ESD) 15 kV (air) 8 kV (contact)

IEC 61000-4-4 (EFT) 40 Amps (5/50 ns)

IEC 61000–4–5 (lighting) 23 Amps (8/20 μs)

• UL Flammability Rating of 94V-0

Typical Applications:

 Hand Held Portable Applications such as Cell Phones, Pagers, Notebooks and Notebook Computers

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Power Dissipation 8 x 20 μS @ T _A = 25°C (Note 1.)	P_{pk}	350	W
Total Power Dissipation on FR–5 Board @ T _A = 25°C (Note 2.) Derate Above 25°C	P _D	225 1.8	mW mW/°C
Thermal Resistance, Junction–to–Ambient	$R_{\theta JA}$	556	°C/W
Junction and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C
Lead Solder Temperature – Maximum 10 Seconds Duration	T _L	260	°C

- 1. Non–repetitive current pulse 8 x 20 μS exponential decay waveform
- 2. $FR-5 = 1.0 \times 0.75 \times 0.62$ in.



ON Semiconductor™

http://onsemi.com

SC-74 QUAD TRANSIENT VOLTAGE SUPPRESSOR 350 WATTS PEAK POWER 5 VOLTS

PIN ASSIGNMENT



SC-74 CASE 318F STYLE 1



PIN 1. CATHODE

ANODE
 CATHODE

4. CATHODE

5. ANODE 6. CATHODE

MARKING DIAGRAM




xxx = Device Code
d = Date Code

ORDERING INFORMATION

Device	Package	Shipping
SMS05T1	SC-74	3000/Tape & Reel
SMS05T3	SC-74	10,000/Tape & Reel

SMS05T1



ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Min	Тур	Max	Unit
Reverse Breakdown Voltage @ I _t = 1.0 mA	V_{BR}	6.0	_	7.2	V
Reverse Leakage Current @ V _{RWN} = 5.0 Volts	I _R	N/A	_	20	μΑ
Maximum Clamping Voltage @ I _{PP} = 5.0 A, 8 x 20 μS	V _C	N/A	_	9.8	V
Maximum Clamping Voltage @ I _{PP} = 23 A, 8 x 20 μS	V _C	N/A	_	15.5	V
Between I/O Pins and Ground @ V _R = 0 Volts, 1.0 MHz	Capacitance	250	300	400	pF




Figure 1. Non-Repetitive Peak Pulse Power versus Pulse Time




Figure 2. Power Derating Curve

SMS05T1




Figure 3. Pulse Waveform




Figure 4. Clamping Voltage versus Peak Pulse Current




Figure 5. 8 x 20 μs V_F




Figure 6. Typical Capacitance

CHAPTER 6 Zener Voltage Regulator Diodes – Axial Leaded Data Sheets



500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators

This is a complete series of 500 mW Zener diodes with limits and excellent operating characteristics that reflect the superior capabilities of silicon—oxide passivated junctions. All this in an axial—lead hermetically sealed glass package that offers protection in all common environmental conditions.

Specification Features:

- Zener Voltage Range 2.4 V to 12 V
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- DO-204AH (DO-35) Package Smaller than Conventional DO-204AA Package
- Double Slug Type Construction
- Metallurgical Bonded Construction

Mechanical Characteristics:

CASE: Double slug type, hermetically sealed glass

FINISH: All external surfaces are corrosion resistant and leads are

readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING PURPOSES:

230°C, 1/16" from the case for 10 seconds **POLARITY:** Cathode indicated by polarity band

MOUNTING POSITION: Any

MAXIMUM RATINGS (Note 1.)

Rating	Symbol	Value	Unit
Max. Steady State Power Dissipation @ T _L ≤ 75°C, Lead Length = 3/8" Derate above 75°C	P _D	500 4.0	mW mW/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-65 to +200	°C


1. Some part number series have lower JEDEC registered ratings.



ON Semiconductor™

http://onsemi.com





MARKING DIAGRAM



L = Assembly Location

1NxxxxA = Device Code

(See Table Next Page)

Y = Year WW = Work Week

ORDERING INFORMATION


Device	Package	Shipping
1NxxxxA	Axial Lead	3000 Units/Box
1NxxxxARL	Axial Lead	5000/Tape & Reel
1NxxxxARL2 *	Axial Lead	5000/Tape & Reel
1NxxxxARA1	Axial Lead	3000/Ammo Pack
1NxxxxATA	Axial Lead	5000/Ammo Pack
1NxxxxATA2 *	Axial Lead	5000/Tape & Reel
1NxxxxARR1 [†]	Axial Lead	3000/Tape & Reel
1NxxxxARR2 [‡]	Axial Lead	3000/Tape & Reel

- The "2" suffix refers to 26 mm tape spacing.
- † Polarity band **up** with cathode lead off first
- [‡] Polarity band **down** with cathode lead off first

Devices listed in *bold, italic* are ON Semiconductor **Preferred** devices. **Preferred** devices are recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 1.5$ V Max @ $I_F = 200$ mA for all types)

Symbol	Parameter
VZ	Reverse Zener Voltage @ I _{ZT}
I _{ZT}	Reverse Current
Z _{ZT}	Maximum Zener Impedance @ I _{ZT}
I _{ZM}	Maximum DC Zener Current
I _R	Reverse Leakage Current @ V _R
V _R	Reverse Voltage
I _F	Forward Current
V _F	Forward Voltage @ I _F



ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 1.5 \text{ V}$ Max @ $I_F = 200 \text{ mA}$ for all types)

		Ze	Zener Voltage (Note 3.)			Z _{ZT} (Note 4.)		I _R @ V	_R = 1 V
Device	Device		V _Z (Volts)		@ l _{ZT}	@ l _{ZT}	I _{ZM} (Note 5.)	T _A = 25°C	T _A = 150°C
(Note 2.)	Marking	Min	Nom	Max	(mA)	(Ω)	(mA)	(μΑ)	(μΑ)
1N4370A	1N4370A	2.28	2.4	2.52	20	30	150	100	200
1N4371A	1N4371A	2.57	2.7	2.84	20	30	135	75	150
1N4372A	1N4372A	2.85	3.0	3.15	20	29	120	50	100
1N746A	1N746A	3.14	3.3	3.47	20	28	110	10	30
1N747A	1N747A	3.42	3.6	3.78	20	24	100	10	30
1N748A	1N748A	3.71	3.9	4.10	20	23	95	10	30
1N749A	1N749A	4.09	4.3	4.52	20	22	85	2	30
1N750A	1N750A	4.47	4.7	4.94	20	19	75	2	30
1N751A	1N751A	4.85	5.1	5.36	20	17	70	1	20
1N752A	1N752A	5.32	5.6	5.88	20	11	65	1	20
1N753A	1N753A	5.89	6.2	6.51	20	7	60	0.1	20
1N754A	1N754A	6.46	6.8	7.14	20	5	55	0.1	20
1N755A	1N755A	7.13	7.5	7.88	20	6	50	0.1	20
1N756A	1N756A	7.79	8.2	8.61	20	8	45	0.1	20
1N757A	1N757A	8.65	9.1	9.56	20	10	40	0.1	20
1N758A	1N758A	9.50	10	10.5	20	17	35	0.1	20
1N759A	1N759A	11.40	12	12.6	20	30	30	0.1	20

2. TOLERANCE AND TYPE NUMBER DESIGNATION (VZ)

The type numbers listed have a standard tolerance on the nominal zener voltage of $\pm 5\%$.

3. ZENER VOLTAGE (Vz) MEASUREMENT

Nominal zener voltage is measured with the device junction in the thermal equilibrium at the lead temperature (T_L) at 30°C \pm 1°C and 3/8″ lead length.

4. ZENER IMPEDANCE (Z_Z) DERIVATION

 Z_{ZT} and Z_{ZK} are measured by dividing the ac voltage drop across the device by the ac current applied. The specified limits are for $I_{Z(ac)} = 0.1 I_{Z(dc)}$ with the ac frequency = 60 Hz.

5. MAXIMUM ZENER CURRENT RATINGS (IZM)

Values shown are based on the JEDEC rating of 400 mW where the actual zener voltage (V_Z) is known at the operating point, the maximum zener current may be increased and is limited by the derating curve.




Figure 1. Steady State Power Derating

APPLICATION NOTE — ZENER VOLTAGE

Since the actual voltage available from a given zener diode is temperature dependent, it is necessary to determine junction temperature under any set of operating conditions in order to calculate its value. The following procedure is recommended:

Lead Temperature, T_L, should be determined from:

$$T_L = \theta_{LA} P_D + T_A$$
.

 θ_{LA} is the lead-to-ambient thermal resistance (°C/W) and P_D is the power dissipation. The value for θ_{LA} will vary and depends on the device mounting method. θ_{LA} is generally 30 to 40°C/W for the various clips and tie points in common use and for printed circuit board wiring.

The temperature of the lead can also be measured using a thermocouple placed on the lead as close as possible to the tie point. The thermal mass connected to the tie point is normally large enough so that it will not significantly respond to heat surges generated in the diode as a result of pulsed operation once steady-state conditions are achieved. Using the measured value of T_L , the junction temperature may be determined by:

$$\mathsf{T}_\mathsf{J} = \mathsf{T}_\mathsf{L} + \Delta \mathsf{T}_\mathsf{JL}.$$

 ΔT_{JL} is the increase in junction temperature above the lead temperature and may be found from Figure 2 for dc power:

$$\Delta T_{JL} = \theta_{JL} P_D$$
.

For worst-case design, using expected limits of I_Z , limits of P_D and the extremes of $T_J(\Delta T_J)$ may be estimated. Changes in voltage, V_Z , can then be found from:

$$\Delta V = \theta_{VZ} T_{J}$$
.

 $\theta_{VZ}\!,$ the zener voltage temperature coefficient, is found from Figures 4 and 5.

Under high power-pulse operation, the zener voltage will vary with time and may also be affected significantly by the zener resistance. For best regulation, keep current excursions as low as possible.

Surge limitations are given in Figure 7. They are lower than would be expected by considering only junction temperature, as current crowding effects cause temperatures to be extremely high in small spots, resulting in device degradation should the limits of Figure 7 be exceeded.




Figure 2. Typical Thermal Resistance





Figure 3. Typical Leakage Current

TEMPERATURE COEFFICIENTS


(-55°C to +150°C temperature range; 90% of the units are in the ranges indicated.)



 $\theta V_{\mbox{\scriptsize Z}}$, TEMPERATURE COEFFICIENT (mV/ $^{\circ}\mbox{\scriptsize C})$ 70 50 30 20 Vz@ Iz (NOTE 2) 10 7 5 10 20 30 50 70 100 V₇, ZENER VOLTAGE (VOLTS)

Figure 4a. Range for Units to 12 Volts

Figure 4b. Range for Units 12 to 100 Volts







Figure 4c. Range for Units 120 to 200 Volts

Figure 5. Effect of Zener Current






Figure 6a. Typical Capacitance 2.4-100 Volts

Figure 6b. Typical Capacitance 120-200 Volts




Figure 7a. Maximum Surge Power 1.8-91 Volts




Figure 7b. Maximum Surge Power DO-204AH 100–200 Volts

Figure 8. Effect of Zener Current on Zener Impedance




Figure 9. Effect of Zener Voltage on Zener Impedance

Figure 10. Typical Forward Characteristics




Figure 11. Zener Voltage versus Zener Current — $V_Z = 1$ thru 16 Volts




Figure 12. Zener Voltage versus Zener Current — V_Z = 15 thru 30 Volts




Figure 13. Zener Voltage versus Zener Current — V_Z = 30 thru 105 Volts




Figure 14. Zener Voltage versus Zener Current — V_Z = 110 thru 220 Volts

500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators

This is a complete series of 500 mW Zener diodes with limits and excellent operating characteristics that reflect the superior capabilities of silicon—oxide passivated junctions. All this in an axial—lead hermetically sealed glass package that offers protection in all common environmental conditions.

Specification Features:

- Zener Voltage Range 6.8 V to 75 V
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- DO-204AH (DO-35) Package Smaller than Conventional DO-204AA Package
- Double Slug Type Construction
- Metallurgical Bonded Construction

Mechanical Characteristics:

CASE: Double slug type, hermetically sealed glass

FINISH: All external surfaces are corrosion resistant and leads are

readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING PURPOSES:

230°C, 1/16" from the case for 10 seconds **POLARITY:** Cathode indicated by polarity band

MOUNTING POSITION: Any

MAXIMUM RATINGS (Note 1.)

Rating	Symbol	Value	Unit
Max. Steady State Power Dissipation @ T _L ≤ 75°C, Lead Length = 3/8″	P_{D}	500	mW
Derate above 75°C		4.0	mW/°C
Operating and Storage Temperature Range	T _J , T _{stg}	–65 to +200	°C

1. Some part number series have lower JEDEC registered ratings.




ON Semiconductor™

http://onsemi.com





MARKING DIAGRAM



L = Assembly Location

1N9xxB = Device Code

(See Table Next Page)

Y = Year WW = Work Week


ORDERING INFORMATION

Device	Package	Shipping
1N9xxB	Axial Lead	3000 Units/Box
1N9xxBRL	Axial Lead	5000/Tape & Reel
1N9xxBRL2 *	Axial Lead	5000/Tape & Reel
1N9xxBRA1	Axial Lead	3000/Ammo Pack
1N9xxBTA	Axial Lead	5000/Ammo Pack
1N9xxBTA2 *	Axial Lead	5000/Tape & Reel
1N9xxBRR1 [†]	Axial Lead	3000/Tape & Reel
1N9xxBRR2 [‡]	Axial Lead	3000/Tape & Reel

- The "2" suffix refers to 26 mm tape spacing.
- † Polarity band **up** with cathode lead off first
- [‡] Polarity band **down** with cathode lead off first

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 1.5$ V Max @ $I_F = 200$ mA for all types)

Symbol	Parameter						
VZ	Reverse Zener Voltage @ I _{ZT}						
I _{ZT}	Reverse Current						
Z _{ZT}	Maximum Zener Impedance @ I _{ZT}						
I _{ZK}	Reverse Current						
Z _{ZK}	Maximum Zener Impedance @ I _{ZK}						
I _R	Reverse Leakage Current @ V _R						
V _R	Breakdown Voltage						
I _F	Forward Current						
V _F	Forward Voltage @ I _F						
I _{ZM}	Maximum DC Zener Current						



ELECTRICAL CHARACTERISTICS ($T_A = 25$ °C unless otherwise noted, $V_F = 1.5$ V Max @ $I_F = 200$ mA for all types)

		Zener Voltage (Note 3.)				Zener Impedance (Note 4.)			Leakage Current		I
Device	Device	V _Z (Volts)		@ l _{ZT}	Z _{ZT} @ I _{ZT}	Z _{ZK} @ I _{ZK}		I _R @ V _R		I _{ZM} (Note 5.)	
(Note 2.)	Marking	Min	Nom	Max	mA	Ω	Ω	mA	μ Α	Volts	mA
1N957B	1N957B	6.46	6.8	7.14	18.5	4.5	700	1.0	150	5.2	47
1N958B	1N958B	7.125	7.5	7.875	16.5	5.5	700	0.5	75	5.7	42
1N959B	1N959B	7.79	8.2	8.61	15	6.5	700	0.5	50	6.2	38
1N960B	1N960B	8.645	9.1	9.555	14	7.5	700	0.5	25	6.9	35
1N961B	1N961B	9.5	10	10.5	12.5	8.5	700	0.25	10	7.6	32
1N962B	1N962B	10.45	11	11.55	11.5	9.5	700	0.25	5	8.4	28
1N963B	1N963B	11.4	12	12.6	10.5	11.5	700	0.25	5	9.1	26
1N964B	1N964B	12.35	13	13.65	9.5	13	700	0.25	5	9.9	24
1N965B	1N965B	14.25	15	15.75	8.5	16	700	0.25	5	11.4	21
1N966B	1N966B	15.2	16	16.8	7.8	17	700	0.25	5	12.2	19
1N967B	1N967B	17.1	18	18.9	7.0	21	750	0.25	5	13.7	17
1N968B	1N968B	19	20	21	6.2	25	750	0.25	5	15.2	15
1N969B	1N969B	20.9	22	23.1	5.6	29	750	0.25	5	16.7	14
1N970B	1N970B	22.8	24	25.2	5.2	33	750	0.25	5	18.2	13
1N971B	1N971B	25.65	27	28.35	4.6	41	750	0.25	5	20.6	11
1N972B	1N972B	28.5	30	31.5	4.2	49	1000	0.25	5	22.8	10
1N973B	1N973B	31.35	33	34.65	3.8	58	1000	0.25	5	25.1	9.2
1N974B	1N974B	34.2	36	37.8	3.4	70	1000	0.25	5	27.4	8.5
1N975B	1N975B	37.05	39	40.95	3.2	80	1000	0.25	5	29.7	7.8
1N978B	1N978B	48.45	51	53.55	2.5	125	1500	0.25	5	38.8	5.9
1N979B	1N979B	53.2	56	58.8	2.2	150	2000	0.25	5	42.6	5.4
1N982B	1N982B	71.25	75	78.75	1.7	270	2000	0.25	5	56	4.1

2. TOLERANCE AND VOLTAGE DESIGNATION

Tolerance designation – Device tolerance of $\pm 5\%$ is indicated by a "B" suffix.

3. ZENER VOLTAGE (Vz) MEASUREMENT

Nominal zener voltage is measured with the device junction in the thermal equilibrium at the lead temperature (T_L) at 30°C \pm 1°C and 3/8″ lead length.

4. ZENER IMPEDANCE (ZZ) DERIVATION

 Z_{ZT} and Z_{ZK} are measured by dividing the ac voltage drop across the device by the ac current applied. The specified limits are for $I_{Z(ac)} = 0.1 I_{Z(dc)}$ with the ac frequency = 60 Hz.

5. MAXIMUM ZENER CURRENT RATINGS (I_{ZM})

Values shown are based on the JEDEC rating of 400 mW where the actual zener voltage (V_Z) is known at the operating point, the maximum zener current may be increased and is limited by the derating curve.




Figure 1. Steady State Power Derating

APPLICATION NOTE — ZENER VOLTAGE

Since the actual voltage available from a given zener diode is temperature dependent, it is necessary to determine junction temperature under any set of operating conditions in order to calculate its value. The following procedure is recommended:

Lead Temperature, T_L, should be determined from:

$$T_L = \theta_{LA} P_D + T_A$$
.

 θ_{LA} is the lead-to-ambient thermal resistance (°C/W) and P_D is the power dissipation. The value for θ_{LA} will vary and depends on the device mounting method. θ_{LA} is generally 30 to 40°C/W for the various clips and tie points in common use and for printed circuit board wiring.

The temperature of the lead can also be measured using a thermocouple placed on the lead as close as possible to the tie point. The thermal mass connected to the tie point is normally large enough so that it will not significantly respond to heat surges generated in the diode as a result of pulsed operation once steady-state conditions are achieved. Using the measured value of T_L , the junction temperature may be determined by:

$$\mathsf{T}_\mathsf{J} = \mathsf{T}_\mathsf{L} + \Delta \mathsf{T}_\mathsf{JL}.$$

 ΔT_{JL} is the increase in junction temperature above the lead temperature and may be found from Figure 2 for dc power:

$$\Delta T_{JL} = \theta_{JL} P_D$$
.

For worst-case design, using expected limits of I_Z , limits of P_D and the extremes of $T_J(\Delta T_J)$ may be estimated. Changes in voltage, V_Z , can then be found from:

$$\Delta V = \theta_{VZ} T_{J}$$
.

 $\theta_{VZ}\!,$ the zener voltage temperature coefficient, is found from Figures 4 and 5.

Under high power-pulse operation, the zener voltage will vary with time and may also be affected significantly by the zener resistance. For best regulation, keep current excursions as low as possible.

Surge limitations are given in Figure 7. They are lower than would be expected by considering only junction temperature, as current crowding effects cause temperatures to be extremely high in small spots, resulting in device degradation should the limits of Figure 7 be exceeded.




Figure 2. Typical Thermal Resistance





Figure 3. Typical Leakage Current

TEMPERATURE COEFFICIENTS


(-55°C to +150°C temperature range; 90% of the units are in the ranges indicated.)



 $\theta V_{\mbox{\scriptsize Z}}$, TEMPERATURE COEFFICIENT (mV/ $^{\circ}\mbox{\scriptsize C})$ 70 50 30 20 Vz@ Iz (NOTE 2) 10 7 5 10 20 30 50 70 100 V₇, ZENER VOLTAGE (VOLTS)

Figure 4a. Range for Units to 12 Volts

Figure 4b. Range for Units 12 to 100 Volts







Figure 4c. Range for Units 120 to 200 Volts

Figure 5. Effect of Zener Current






Figure 6a. Typical Capacitance 2.4-100 Volts

Figure 6b. Typical Capacitance 120-200 Volts




Figure 7a. Maximum Surge Power 1.8-91 Volts




Figure 7b. Maximum Surge Power DO-204AH 100–200 Volts

Figure 8. Effect of Zener Current on Zener Impedance




Figure 9. Effect of Zener Voltage on Zener Impedance

Figure 10. Typical Forward Characteristics




Figure 11. Zener Voltage versus Zener Current — $V_Z = 1$ thru 16 Volts




Figure 12. Zener Voltage versus Zener Current — V_Z = 15 thru 30 Volts




Figure 13. Zener Voltage versus Zener Current — V_Z = 30 thru 105 Volts




Figure 14. Zener Voltage versus Zener Current — V_Z = 110 thru 220 Volts

500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators

This is a complete series of 500 mW Zener diodes with limits and excellent operating characteristics that reflect the superior capabilities of silicon—oxide passivated junctions. All this in an axial—lead hermetically sealed glass package that offers protection in all common environmental conditions.

Specification Features:

- Zener Voltage Range 2.4 V to 20 V
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- DO-204AH (DO-35) Package Smaller than Conventional DO-204AA Package
- Double Slug Type Construction
- Metallurgical Bonded Construction

Mechanical Characteristics:

CASE: Double slug type, hermetically sealed glass

FINISH: All external surfaces are corrosion resistant and leads are

readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING PURPOSES:

230°C, 1/16" from the case for 10 seconds **POLARITY:** Cathode indicated by polarity band

MOUNTING POSITION: Any

MAXIMUM RATINGS (Note 1.)

Rating	Symbol	Value	Unit
Max. Steady State Power Dissipation @ T _L ≤ 75°C, Lead Length = 3/8″	P_{D}	500	mW
Derate above 75°C		4.0	mW/°C
Operating and Storage Temperature Range	T _J , T _{stg}	–65 to +200	°C

1. Some part number series have lower JEDEC registered ratings.



ON Semiconductor™

http://onsemi.com





MARKING DIAGRAM



L = Assembly Location 1NxxxxB = Device Code

(Can Table Na

WW

(See Table Next Page)
= Year
= Work Week

ORDERING INFORMATION


Device	Package	Shipping			
1NxxxxB	Axial Lead	3000 Units/Box			
1NxxxxBRL	Axial Lead	5000/Tape & Reel			
1NxxxxBRL2 *	Axial Lead	5000/Tape & Reel			
1NxxxxBTA	Axial Lead	5000/Ammo Pack			
1NxxxxBTA2 *	Axial Lead	5000/Tape & Reel			
1NxxxxBRR1 [†]	Axial Lead	3000/Tape & Reel			
1NxxxxBRR2 [‡]	Axial Lead	3000/Tape & Reel			

- * The "2" suffix refers to 26 mm tape spacing.
- Polarity band **up** with cathode lead off first
- [‡] Polarity band **down** with cathode lead off first

Devices listed in *bold, italic* are ON Semiconductor **Preferred** devices. **Preferred** devices are recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS ($T_L = 30^{\circ}C$ unless otherwise noted, $V_F = 1.5$ V Max @ $I_F = 100$ mA for all types)

Symbol	Parameter
VZ	Reverse Zener Voltage @ I _{ZT}
I _{ZT}	Reverse Current
Z _{ZT}	Maximum Zener Impedance @ I _{ZT}
I _{ZK}	Reverse Current
Z _{ZK}	Maximum Zener Impedance @ I _{ZK}
I _R	Reverse Leakage Current @ V _R
V _R	Breakdown Voltage
I _F	Forward Current
V _F	Forward Voltage @ I _F
I _{ZM}	Maximum DC Zener Current



ELECTRICAL CHARACTERISTICS ($T_L = 30^{\circ}C$ unless otherwise noted, $V_F = 1.5$ V Max @ $I_F = 100$ mA for all types)

		Ze	ener Volta	ge (Note 3	3.)	Zener Impe	ote 4.)	Leakage Current		I _{ZM}	
Device	Device		V _Z (Volts)		@ I _{ZT}		Z _{ZK} @ I _{ZK}		I _R @ V _R		(Note 5.)
(Note 2.)	Marking	Min	Nom	Max	mA	Ω	Ω	mA	μΑ	Volts	mA
1N5985B	1N5985B	2.28	2.4	2.52	5	100	1800	0.25	100	1.0	208
1N5987B	1N5987B	2.85	3.0	3.15	5	95	2000	0.25	50	1.0	167
1N5988B	1N5988B	3.13	3.3	3.46	5	95	2200	0.25	25	1.0	152
1N5990B	1N5990B	3.7	3.9	4.09	5	90	2400	0.25	10	1.0	128
1N5991B	1N5991B	4.08	4.3	4.51	5	88	2500	0.25	5.0	1.0	116
1N5992B	1N5992B	4.46	4.7	4.93	5	70	2200	0.25	3.0	1.5	106
1N5993B	1N5993B	4.84	5.1	5.35	5	50	2050	0.25	2.0	2.0	98
1N5994B	1N5994B	5.32	5.6	5.88	5	25	1800	0.25	2.0	3.0	89
1N5995B	1N5995B	5.89	6.2	6.51	5	10	1300	0.25	1.0	4.0	81
1N5996B	1N5996B	6.46	6.8	7.14	5	8.0	750	0.25	1.0	5.2	74
1N5997B	1N5997B	7.12	7.5	7.87	5	7.0	600	0.25	0.5	6.0	67
1N5998B	1N5998B	7.79	8.2	8.61	5	7.0	600	0.25	0.5	6.5	61
1N5999B	1N5999B	8.64	9.1	9.55	5	10	600	0.25	0.1	7.0	55
1N6000B	1N6000B	9.5	10	10.5	5	15	600	0.25	0.1	8.0	50
1N6001B	1N6001B	10.45	11	11.55	5	18	600	0.25	0.1	8.4	45
1N6002B	1N6002B	11.4	12	12.6	5	22	600	0.25	0.1	9.1	42
1N6004B	1N6004B	14.25	15	15.75	5	32	600	0.25	0.1	11	33
1N6007B	1N6007B	19	20	21	5	48	600	0.25	0.1	15	25

2. TOLERANCE AND VOLTAGE DESIGNATION

Tolerance designation – Device tolerance of $\pm 5\%$ is indicated by a "B" suffix.

3. ZENER VOLTAGE (V_Z) MEASUREMENT

The zener voltage is measured with the device junction in the thermal equilibrium at the lead temperature (T_L) at 30°C \pm 1°C and 3/8" lead length.

4. ZENER IMPEDANCE (Z_Z) DERIVATION

 Z_{ZT} and Z_{ZK} are measured by dividing the ac voltage drop across the device by the ac current applied. The specified limits are for $I_{Z(ac)} = 0.1 I_{Z(dc)}$ with the ac frequency = 1.0 kHz.

5. MAXIMUM ZENER CURRENT RATINGS (I_{ZM})

This data was calculated using nominal voltages. The maximum current handling capability on a worst case basis is limited by the actual zener voltage at the operation point and the power derating curve.




Figure 1. Steady State Power Derating

APPLICATION NOTE — ZENER VOLTAGE

Since the actual voltage available from a given zener diode is temperature dependent, it is necessary to determine junction temperature under any set of operating conditions in order to calculate its value. The following procedure is recommended:

Lead Temperature, T_L, should be determined from:

$$T_L = \theta_{LA} P_D + T_A$$
.

 θ_{LA} is the lead-to-ambient thermal resistance (°C/W) and P_D is the power dissipation. The value for θ_{LA} will vary and depends on the device mounting method. θ_{LA} is generally 30 to 40°C/W for the various clips and tie points in common use and for printed circuit board wiring.

The temperature of the lead can also be measured using a thermocouple placed on the lead as close as possible to the tie point. The thermal mass connected to the tie point is normally large enough so that it will not significantly respond to heat surges generated in the diode as a result of pulsed operation once steady-state conditions are achieved. Using the measured value of T_L , the junction temperature may be determined by:

$$\mathsf{T}_\mathsf{J} = \mathsf{T}_\mathsf{L} + \Delta \mathsf{T}_\mathsf{JL}.$$

 ΔT_{JL} is the increase in junction temperature above the lead temperature and may be found from Figure 2 for dc power:

$$\Delta T_{JL} = \theta_{JL} P_D$$
.

For worst-case design, using expected limits of I_Z , limits of P_D and the extremes of $T_J(\Delta T_J)$ may be estimated. Changes in voltage, V_Z , can then be found from:

$$\Delta V = \theta_{VZ} T_{J}$$
.

 $\theta_{VZ}\!,$ the zener voltage temperature coefficient, is found from Figures 4 and 5.

Under high power-pulse operation, the zener voltage will vary with time and may also be affected significantly by the zener resistance. For best regulation, keep current excursions as low as possible.

Surge limitations are given in Figure 7. They are lower than would be expected by considering only junction temperature, as current crowding effects cause temperatures to be extremely high in small spots, resulting in device degradation should the limits of Figure 7 be exceeded.




Figure 2. Typical Thermal Resistance





Figure 3. Typical Leakage Current

TEMPERATURE COEFFICIENTS


(-55°C to +150°C temperature range; 90% of the units are in the ranges indicated.)



 $\theta V_{\mbox{\scriptsize Z}}$, TEMPERATURE COEFFICIENT (mV/ $^{\circ}\mbox{\scriptsize C})$ 70 50 30 20 Vz@ Iz (NOTE 2) 10 7 5 10 20 30 50 70 100 V₇, ZENER VOLTAGE (VOLTS)

Figure 4a. Range for Units to 12 Volts

Figure 4b. Range for Units 12 to 100 Volts







Figure 4c. Range for Units 120 to 200 Volts

Figure 5. Effect of Zener Current






Figure 6a. Typical Capacitance 2.4-100 Volts

Figure 6b. Typical Capacitance 120-200 Volts




Figure 7a. Maximum Surge Power 1.8-91 Volts




Figure 7b. Maximum Surge Power DO-204AH 100–200 Volts

Figure 8. Effect of Zener Current on Zener Impedance




Figure 9. Effect of Zener Voltage on Zener Impedance

Figure 10. Typical Forward Characteristics




Figure 11. Zener Voltage versus Zener Current — $V_Z = 1$ thru 16 Volts




Figure 12. Zener Voltage versus Zener Current — V_Z = 15 thru 30 Volts




Figure 13. Zener Voltage versus Zener Current — V_Z = 30 thru 105 Volts




Figure 14. Zener Voltage versus Zener Current — V_Z = 110 thru 220 Volts

500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators

This is a complete series of 500 mW Zener diodes with limits and excellent operating characteristics that reflect the superior capabilities of silicon—oxide passivated junctions. All this in an axial—lead hermetically sealed glass package that offers protection in all common environmental conditions.

Specification Features:

- Zener Voltage Range 2.4 V to 33 V
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- DO-204AH (DO-35) Package Smaller than Conventional DO-204AA Package
- Double Slug Type Construction
- Metallurgical Bonded Construction

Mechanical Characteristics:

CASE: Double slug type, hermetically sealed glass

FINISH: All external surfaces are corrosion resistant and leads are

readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING PURPOSES:

230°C, 1/16" from the case for 10 seconds **POLARITY:** Cathode indicated by polarity band

MOUNTING POSITION: Any

MAXIMUM RATINGS (Note 1.)

Rating	Symbol	Value	Unit
Max. Steady State Power Dissipation @ $T_L \le 75$ °C, Lead Length = $3/8$ "	P _D	500	mW
Derate above 75°C		4.0	mW/°C
Operating and Storage Temperature Range	T _J , T _{stg}	–65 to +200	°C


1. Some part number series have lower JEDEC registered ratings.



ON Semiconductor™

http://onsemi.com





MARKING DIAGRAM



L = Assembly Location

79Cxxx = Device Code

(See Table Next Page)

Y = Year WW = Work Week


ORDERING INFORMATION

Device	Package	Shipping
BZX79CxxxRL	Axial Lead	5000/Tape & Reel
BZX79CxxxRL2*	Axial Lead	5000/Tape & Reel

^{*} The "2" suffix refers to 26 mm tape spacing.

ELECTRICAL CHARACTERISTICS ($T_L = 30^{\circ}C$ unless otherwise noted, $V_F = 1.5$ V Max @ $I_F = 100$ mA for all types)

Symbol	Parameter
VZ	Reverse Zener Voltage @ I _{ZT}
I _{ZT}	Reverse Current
Z _{ZT}	Maximum Zener Impedance @ I _{ZT}
ΘV _{BR}	Temperature Coefficient of V _{BR} (Typical)
I _R	Reverse Leakage Current (T _A = 25°C) @ V _R
V _R	Breakdown Voltage
lF	Forward Current
V _F	Forward Voltage @ I _F
С	Capacitance (Typical)



ELECTRICAL CHARACTERISTICS ($T_L = 30^{\circ}C$ unless otherwise noted, $V_F = 1.5$ V Max @ $I_F = 100$ mA for all types)

		Zener Voltage (Note 3.)				Z _{ZT} (Note 4.) @ I _{ZT}	Leakage Current		ΘV _{BR}		C V _Z = 0,
Device	Device	,	V _Z (Volts))	@ l _{ZT}	(f = 1.0 kHz)	I _R @	V R	mV/°C		f = 1.0 MHz
(Note 2.)	Marking	Min	Nom	Max	mA	Ω	μ Α	Volts	Min	Max	pF
BZX79C2V4RL	79C2V4	2.28	2.4	2.52	5	100	100	1	-3.5	0	255
BZX79C2V7RL	79C2V7	2.57	2.7	2.84	5	100	75	1	-3.5	0	230
BZX79C3V0RL	79C3V0	2.85	3.0	3.15	5	95	50	1	-3.5	0	215
BZX79C3V3RL	79C3V3	3.14	3.3	3.47	5	95	25	1	-3.5	0	200
BZX79C3V6RL	79C3V6	3.42	3.6	3.78	5	90	15	1	-3.5	0	185
BZX79C3V9RL	79C3V9	3.71	3.9	4.10	5	90	10	1	-3.5	0.3	175
BZX79C4V7RL	79C4V7	4.47	4.7	4.94	5	80	3	2	-3.5	0.2	130
BZX79C5V1RL	79C5V1	4.85	5.1	5.36	5	60	2	2	-2.7	1.2	110
BZX79C5V6RL	79C5V6	5.32	5.6	5.88	5	40	1	2	-2.0	2.5	95
BZX79C6V2RL	79C6V2	5.89	6.2	6.51	5	10	3	4	0.4	3.7	90
BZX79C6V8RL	79C6V8	6.46	6.8	7.19	5	15	2	4	1.2	4.5	85
BZX79C7V5RL	79C7V5	7.13	7.5	7.88	5	15	1	5	2.5	5.3	80
BZX79C8V2RL	79C8V2	7.79	8.2	8.61	5	15	0.7	5	3.2	6.2	75
BZX79C10RL	79C10	9.5	10	10.5	5	20	0.2	7	4.5	8.0	70
BZX79C12RL	79C12	11.4	12	12.6	5	25	0.1	8	6.0	10	65
BZX79C15RL	79C15	14.25	15	15.75	5	30	0.05	10.5	9.2	13	55
BZX79C16RL	79C16	15.2	16	16.8	5	40	0.05	11.2	10.4	14	52
BZX79C18RL	79C18	17.1	18	18.9	5	45	0.05	12.6	12.9	16	47
BZX79C22RL	79C22	20.9	22	23.1	5	55	0.05	15.4	16.4	20	34
BZX79C24RL	79C24	22.8	24	25.2	5	70	0.05	16.8	18.4	22	33
BZX79C27RL	79C27	25.65	27	28.35	5	80	0.05	18.9	-	23.5	30
BZX79C30RL	79C30	28.5	30	31.5	5	80	0.05	21	-	26	27
BZX79C33RL	79C33	31.35	33	34.65	5	80	0.05	23.1	_	29	25

2. TOLERANCE AND VOLTAGE DESIGNATION

Tolerance designation – the type numbers listed have zener voltage min/max limits as shown.

3. REVERSE ZENER VOLTAGE (VZ) MEASUREMENT

Reverse zener voltage is measured under pulse conditions such that T_J is no more than 2°C above T_A.

4. ZENER IMPEDANCE (Z_Z) DERIVATION

 Z_{ZT} and Z_{ZK} are measured by dividing the ac voltage drop across the device by the ac current applied. The specified limits are for $I_{Z(ac)} = 0.1 I_{Z(dc)}$ with the ac frequency = 1.0 kHz.




Figure 1. Steady State Power Derating

APPLICATION NOTE — ZENER VOLTAGE

Since the actual voltage available from a given zener diode is temperature dependent, it is necessary to determine junction temperature under any set of operating conditions in order to calculate its value. The following procedure is recommended:

Lead Temperature, T_I, should be determined from:

$$T_L = \theta_{LA} P_D + T_A$$
.

 θ_{LA} is the lead-to-ambient thermal resistance (°C/W) and P_D is the power dissipation. The value for θ_{LA} will vary and depends on the device mounting method. θ_{LA} is generally 30 to 40°C/W for the various clips and tie points in common use and for printed circuit board wiring.

The temperature of the lead can also be measured using a thermocouple placed on the lead as close as possible to the tie point. The thermal mass connected to the tie point is normally large enough so that it will not significantly respond to heat surges generated in the diode as a result of pulsed operation once steady-state conditions are achieved. Using the measured value of T_L , the junction temperature may be determined by:

$$\mathsf{T}_\mathsf{J} = \mathsf{T}_\mathsf{L} + \Delta \mathsf{T}_\mathsf{JL}.$$

 ΔT_{JL} is the increase in junction temperature above the lead temperature and may be found from Figure 2 for dc power:

$$\Delta T_{JL} = \theta_{JL} P_D$$
.

For worst-case design, using expected limits of I_Z , limits of P_D and the extremes of $T_J(\Delta T_J)$ may be estimated. Changes in voltage, V_Z , can then be found from:

$$\Delta V = \theta_{VZ} T_{J}$$
.

 $\theta_{VZ}\!,$ the zener voltage temperature coefficient, is found from Figures 4 and 5.

Under high power-pulse operation, the zener voltage will vary with time and may also be affected significantly by the zener resistance. For best regulation, keep current excursions as low as possible.

Surge limitations are given in Figure 7. They are lower than would be expected by considering only junction temperature, as current crowding effects cause temperatures to be extremely high in small spots, resulting in device degradation should the limits of Figure 7 be exceeded.




Figure 2. Typical Thermal Resistance





Figure 3. Typical Leakage Current

TEMPERATURE COEFFICIENTS


(-55°C to +150°C temperature range; 90% of the units are in the ranges indicated.)



 $\theta V_{\mbox{\scriptsize Z}}$, TEMPERATURE COEFFICIENT (mV/ $^{\circ}\mbox{\scriptsize C})$ 70 50 30 20 Vz@ Iz (NOTE 2) 10 7 5 10 20 30 50 70 100 V₇, ZENER VOLTAGE (VOLTS)

Figure 4a. Range for Units to 12 Volts

Figure 4b. Range for Units 12 to 100 Volts







Figure 4c. Range for Units 120 to 200 Volts

Figure 5. Effect of Zener Current






Figure 6a. Typical Capacitance 2.4-100 Volts

Figure 6b. Typical Capacitance 120-200 Volts




Figure 7a. Maximum Surge Power 1.8-91 Volts




Figure 7b. Maximum Surge Power DO-204AH 100–200 Volts

Figure 8. Effect of Zener Current on Zener Impedance




Figure 9. Effect of Zener Voltage on Zener Impedance

Figure 10. Typical Forward Characteristics




Figure 11. Zener Voltage versus Zener Current — $V_Z = 1$ thru 16 Volts




Figure 12. Zener Voltage versus Zener Current — V_Z = 15 thru 30 Volts




Figure 13. Zener Voltage versus Zener Current — V_Z = 30 thru 105 Volts




Figure 14. Zener Voltage versus Zener Current — V_Z = 110 thru 220 Volts

500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators

This is a complete series of 500 mW Zener diodes with limits and excellent operating characteristics that reflect the superior capabilities of silicon–oxide passivated junctions. All this in an axial–lead hermetically sealed glass package that offers protection in all common environmental conditions.

Specification Features:

- Zener Voltage Range 1.8 V to 27 V
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- DO-204AH (DO-35) Package Smaller than Conventional DO-204AA Package
- Double Slug Type Construction
- Metallurgical Bonded Construction

Mechanical Characteristics:

CASE: Double slug type, hermetically sealed glass

FINISH: All external surfaces are corrosion resistant and leads are

readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING PURPOSES:

230°C, 1/16" from the case for 10 seconds **POLARITY:** Cathode indicated by polarity band

MOUNTING POSITION: Any

MAXIMUM RATINGS (Note 1.)

Rating	Symbol	Value	Unit
Max. Steady State Power Dissipation @ $T_L \le 75$ °C, Lead Length = $3/8$ "	P _D	500	mW
Derate above 75°C		4.0	mW/°C
Operating and Storage Temperature Range	T _J , T _{stg}	–65 to +200	°C

1. Some part number series have lower JEDEC registered ratings.



ON Semiconductor™

http://onsemi.com





MARKING DIAGRAM



L = Assembly Location

1N4xxx = Device Code

(See Table Next Page)

Y = Year WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping				
1N4xxx	Axial Lead	3000 Units/Box				
1N4xxxRL	Axial Lead	5000/Tape & Reel				
1N4xxxRL2 *	Axial Lead	5000/Tape & Reel				
1N4xxxTA	Axial Lead	5000/Ammo Pack				
1N4xxxTA2 *	Axial Lead	5000/Tape & Reel				
1N4xxxRR1 [†]	Axial Lead	3000/Tape & Reel				
1N4xxxRR2 [‡]	Axial Lead	3000/Tape & Reel				


- * The "2" suffix refers to 26 mm tape spacing.
- Polarity band **up** with cathode lead off first
- [‡] Polarity band **down** with cathode lead off first

Devices listed in *bold, italic* are ON Semiconductor **Preferred** devices. **Preferred** devices are recommended choices for future use and best overall value.

Low level oxide passivated zener diodes for applications requiring extremely low operating currents, low leakage, and sharp breakdown voltage.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 1.5$ V Max @ $I_F = 100$ mA for all types)

Symbol	Parameter
VZ	Reverse Zener Voltage @ I _{ZT}
I _{ZT}	Reverse Current
ΔV_{Z}	Reverse Zener Voltage Change
I _{ZM}	Maximum Zener Current
I _R	Reverse Leakage Current @ V _R
V _R	Breakdown Voltage
I _F	Forward Current
V _F	Forward Voltage @ I _F



ELECTRICAL CHARACTERISTICS ($T_L = 30^{\circ}$ C unless otherwise noted, $V_F = 1.5$ V Max @ $I_F = 100$ mA for all types)

			Zener Volta	ge (Note 3.)		Leakage Cur	rent (Note 4.)	I _{ZM}	ΔV _Z
Device	Device		V _Z (Volts)		@ l _{ZT}	I _R @ V _R		(Note 5.)	(Note 6.)
(Note 2.)	Marking	Min	Nom	Max	μΑ	μ Α Max	Volts	mA	Volts
1N4678	1N4678	1.71	1.8	1.89	50	7.5	1	120	0.7
1N4679	1N4679	1.9	2.0	2.1	50	5	1	110	0.7
1N4680	1N4680	2.09	2.2	2.31	50	5	1	100	0.75
1N4681	1N4681	2.28	2.4	2.52	50	2	1	95	0.8
1N4682	1N4682	2.565	2.7	2.835	50	1	1	90	0.85
1N4683	1N4683	2.85	3.0	3.15	50	0.8	1	85	0.9
1N4684	1N4684	3.135	3.3	3.465	50	7.5	1.5	80	0.95
1N4685	1N4685	3.42	3.6	3.78	50	7.5	2	75	0.95
1N4686	1N4686	3.705	3.9	4.095	50	5.0	2	70	0.97
1N4687	1N4687	4.085	4.3	4.515	50	4.0	2	65	0.99
1N4688	1N4688	4.465	4.7	4.935	50	10	3	60	0.99
1N4689	1N4689	4.845	5.1	5.355	50	10	3	55	0.97
1N4690	1N4690	5.32	5.6	5.88	50	10	4	50	0.96
1N4691	1N4691	5.89	6.2	6.51	50	10	5	45	0.95
1N4692	1N4692	6.46	6.8	7.14	50	10	5.1	35	0.9
1N4693	1N4693	7.125	7.5	7.875	50	10	5.7	31.8	0.75
1N4694	1N4694	7.79	8.2	8.61	50	1	6.2	29	0.5
1N4695	1N4695	8.265	8.7	9.135	50	1	6.6	27.4	0.1
1N4696	1N4696	8.645	9.1	9.555	50	1	6.9	26.2	0.08
1N4697	1N4697	9.5	10	10.5	50	1	7.6	24.8	0.1
1N4698	1N4698	10.45	11	11.55	50	0.05	8.4	21.6	0.11
1N4699	1N4699	11.4	12	12.6	50	0.05	9.1	20.4	0.12
1N4700	1N4700	12.35	13	13.65	50	0.05	9.8	19	0.13
1N4701	1N4701	13.3	14	14.7	50	0.05	10.6	17.5	0.14
1N4702	1N4702	14.25	15	15.75	50	0.05	11.4	16.3	0.15
1N4703	1N4703	15.2	16	16.8	50	0.05	12.1	15.4	0.16
1N4704	1N4704	16.15	17	17.85	50	0.05	12.9	14.5	0.17
1N4705	1N4705	17.1	18	18.9	50	0.05	13.6	13.2	0.18
1N4707	1N4707	19	20	21	50	0.01	15.2	11.9	0.2
1N4711	1N4711	25.65	27	28.35	50	0.01	20.4	8.8	0.27

2. TOLERANCE AND TYPE NUMBER DESIGNATION (VZ)

The type numbers listed have a standard tolerance of $\pm 5\%$ on the nominal zener voltage.

3. ZENER VOLTAGE (Vz) MEASUREMENT

The zener voltage is measured with the device junction in the thermal equilibrium at the lead temperature (T_L) at 30°C \pm 1°C and 3/8″ lead length.

4. REVERSE LEAKAGE CURRENT (IR)

Reverse leakage currents are guaranteed and measured at V_R shown on the table.

5. MAXIMUM ZENER CURRENT RATINGS (I_{ZM})

Maximum zener current ratings are based on maximum zener voltage of the individual units and JEDEC 250 mW rating.

6. MAXIMUM VOLTAGE CHANGE (ΔV_Z)

Voltage change is equal to the difference between V_Z at 100 μA and at 10 μA .




Figure 1. Steady State Power Derating

APPLICATION NOTE — ZENER VOLTAGE

Since the actual voltage available from a given zener diode is temperature dependent, it is necessary to determine junction temperature under any set of operating conditions in order to calculate its value. The following procedure is recommended:

Lead Temperature, T_I, should be determined from:

$$T_L = \theta_{LA} P_D + T_A$$
.

 θ_{LA} is the lead-to-ambient thermal resistance (°C/W) and P_D is the power dissipation. The value for θ_{LA} will vary and depends on the device mounting method. θ_{LA} is generally 30 to 40°C/W for the various clips and tie points in common use and for printed circuit board wiring.

The temperature of the lead can also be measured using a thermocouple placed on the lead as close as possible to the tie point. The thermal mass connected to the tie point is normally large enough so that it will not significantly respond to heat surges generated in the diode as a result of pulsed operation once steady-state conditions are achieved. Using the measured value of T_L , the junction temperature may be determined by:

$$\mathsf{T}_\mathsf{J} = \mathsf{T}_\mathsf{L} + \Delta \mathsf{T}_\mathsf{JL}.$$

 ΔT_{JL} is the increase in junction temperature above the lead temperature and may be found from Figure 2 for dc power:

$$\Delta T_{JL} = \theta_{JL} P_D$$
.

For worst-case design, using expected limits of I_Z , limits of P_D and the extremes of $T_J(\Delta T_J)$ may be estimated. Changes in voltage, V_Z , can then be found from:

$$\Delta V = \theta_{VZ} T_{J}$$
.

 $\theta_{VZ}\!,$ the zener voltage temperature coefficient, is found from Figures 4 and 5.

Under high power-pulse operation, the zener voltage will vary with time and may also be affected significantly by the zener resistance. For best regulation, keep current excursions as low as possible.

Surge limitations are given in Figure 7. They are lower than would be expected by considering only junction temperature, as current crowding effects cause temperatures to be extremely high in small spots, resulting in device degradation should the limits of Figure 7 be exceeded.




Figure 2. Typical Thermal Resistance





Figure 3. Typical Leakage Current

TEMPERATURE COEFFICIENTS

(-55°C to +150°C temperature range; 90% of the units are in the ranges indicated.)







Figure 4a. Range for Units to 12 Volts

Figure 4b. Range for Units 12 to 100 Volts








Figure 4c. Range for Units 120 to 200 Volts

Figure 5. Effect of Zener Current








Figure 6b. Typical Capacitance 120-200 Volts




Figure 7a. Maximum Surge Power 1.8-91 Volts




Figure 7b. Maximum Surge Power DO-204AH 100–200 Volts

Figure 8. Effect of Zener Current on Zener Impedance




Figure 9. Effect of Zener Voltage on Zener Impedance

Figure 10. Typical Forward Characteristics




Figure 11. Zener Voltage versus Zener Current — $V_Z = 1$ thru 16 Volts




Figure 12. Zener Voltage versus Zener Current — V_Z = 15 thru 30 Volts




Figure 13. Zener Voltage versus Zener Current — V_Z = 30 thru 105 Volts




Figure 14. Zener Voltage versus Zener Current — V_Z = 110 thru 220 Volts

500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators

This is a complete series of 500 mW Zener diodes with limits and excellent operating characteristics that reflect the superior capabilities of silicon—oxide passivated junctions. All this in an axial—lead hermetically sealed glass package that offers protection in all common environmental conditions.

Specification Features:

- Zener Voltage Range 2.4 V to 91 V
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- DO-204AH (DO-35) Package Smaller than Conventional DO-204AA Package
- Double Slug Type Construction
- Metallurgical Bonded Construction

Mechanical Characteristics:

CASE: Double slug type, hermetically sealed glass

FINISH: All external surfaces are corrosion resistant and leads are

readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING PURPOSES:

230°C, 1/16" from the case for 10 seconds **POLARITY:** Cathode indicated by polarity band

MOUNTING POSITION: Any

MAXIMUM RATINGS (Note 1.)

Rating	Symbol	Value	Unit
Max. Steady State Power Dissipation @ T _L ≤ 75°C, Lead Length = 3/8″	P _D	500	mW
Derate above 75°C		4.0	mW/°C
Operating and Storage Temperature Range	T _J , T _{stg}	–65 to +200	°C

1. Some part number series have lower JEDEC registered ratings.




ON Semiconductor™

http://onsemi.com





MARKING DIAGRAM



L = Assembly Location

1N52xxB = Device Code

(See Table Next Page)

Y = Year WW = Work Week

ORDERING INFORMATION


Device	Package	Shipping
1N52xxB	Axial Lead	3000 Units/Box
1N52xxBRL	Axial Lead	5000/Tape & Reel
1N52xxBRL2 *	Axial Lead	5000/Tape & Reel
1N52xxBRA1	Axial Lead	3000/Ammo Pack
1N52xxBTA	Axial Lead	5000/Ammo Pack
1N52xxBTA2 *	Axial Lead	5000/Ammo Pack
1N52xxBRR1 [†]	Axial Lead	3000/Tape & Reel
1N52xxBRR2 [‡]	Axial Lead	3000/Tape & Reel

- * The "2" suffix refers to 26 mm tape spacing.
- Polarity band **up** with cathode lead off first
- [‡] Polarity band **down** with cathode lead off first

Devices listed in **bold**, **italic** are ON Semiconductor **Preferred** devices. **Preferred** devices are recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, Based on dc measurements at thermal equilibrium; lead length = 3/8''; thermal resistance of heat sink = $30^{\circ}C/W$, $V_F = 1.1 \text{ V Max } \textcircled{Q} \text{ I}_F = 200 \text{ mA for all types})$

Symbol	Parameter					
V _Z	Reverse Zener Voltage @ I _{ZT}					
I _{ZT}	Reverse Current					
Z _{ZT}	Maximum Zener Impedance @ I _{ZT}					
I _{ZK}	Reverse Current					
Z _{ZK}	Maximum Zener Impedance @ I _{ZK}					
I _R	Reverse Leakage Current @ V _R					
V _R	Breakdown Voltage					
I _F	Forward Current					
V _F	Forward Voltage @ I _F					
θ_{VZ}	Maximum Zener Voltage Temperature Coefficient					



ELECTRICAL CHARACTERISTICS ($T_A = 25$ °C unless otherwise noted, Based on dc measurements at thermal equilibrium; lead length = 3/8"; thermal resistance of heat sink = 30°C/W, $V_F = 1.1$ V Max @ $I_F = 200$ mA for all types)

	Zener Voltage (Note 3.)			Zener Impedance (Note 4.)			Leakage Current		θvz		
Device	Device	V _Z (Volts)		@ l _{ZT}	Z _{ZT} @ I _{ZT}	Z _{ZK} @ I _{ZK}		I _R @ V _R		(Note 5.)	
(Note 2.)	Marking	Min	Nom	Max	mA	Ω	Ω	mA	μ Α	Volts	%/°C
1N5221B	1N5221B	2.28	2.4	2.52	20	30	1200	0.25	100	1	-0.085
1N5222B	1N5222B	2.375	2.5	2.625	20	30	1250	0.25	100	1	-0.085
1N5223B	1N5223B	2.565	2.7	2.835	20	30	1300	0.25	75	1	-0.08
1N5224B	1N5224B	2.66	2.8	2.94	20	30	1400	0.25	75	1	-0.08
1N5225B	1N5225B	2.85	3.0	3.15	20	29	1600	0.25	50	1	-0.075
1N5226B	1N5226B	3.14	3.3	3.46	20	28	1600	0.25	25	1	-0.07
1N5227B	1N5227B	3.42	3.6	3.78	20	24	1700	0.25	15	1	-0.065
1N5228B	1N5228B	3.71	3.9	4.09	20	23	1900	0.25	10	1	-0.06
1N5229B	1N5229B	4.09	4.3	4.51	20	22	2000	0.25	5	1	±0.055
1N5230B	1N5230B	4.47	4.7	4.93	20	19	1900	0.25	5	2	±0.03
1N5231B	1N5231B	4.85	5.1	5.35	20	17	1600	0.25	5	2	±0.03
1N5232B	1N5232B	5.32	5.6	5.88	20	11	1600	0.25	5	3	0.038
1N5233B	1N5233B	5.7	6.0	6.3	20	7	1600	0.25	5	3.5	0.038
1N5234B	1N5234B	5.89	6.2	6.51	20	7	1000	0.25	5	4	0.045
1N5235B	1N5235B	6.46	6.8	7.14	20	5	750	0.25	3	5	0.05

2. TOLERANCE

The JEDEC type numbers shown indicate a tolerance of ±5%.

3. ZENER VOLTAGE (Vz) MEASUREMENT

The zener voltage is measured with the device junction in the thermal equilibrium at the lead temperature (T_L) at 30°C \pm 1°C and 3/8″ lead length.

4. ZENER IMPEDANCE (Z_Z) DERIVATION

 Z_{ZT} and Z_{ZK} are measured by dividing the ac voltage drop across the device by the ac current applied. The specified limits are for $I_{Z(\text{ac})} = 0.1 I_{Z(\text{dc})}$ with the ac frequency = 60 Hz.

5. TEMPERATURE COEFFICIENT (θ_{VZ}) *

Test conditions for temperature coefficient are as follows:

- A. $I_{ZT} = 7.5$ mA, $T_1 = 25$ °C, $T_2 = 125$ °C (1N5221B through 1N5242B)
- B. I_{ZT} = Rated I_{ZT} , T_1 = 25°C, T_2 = 125°C (1N5243B through 1N5281B)

Device to be temperature stabilized with current applied prior to reading breakdown voltage at the specified ambient temperature.

^{*} For more information on special selections contact your nearest ON Semiconductor representative.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}\text{C}$ unless otherwise noted, Based on dc measurements at thermal equilibrium; lead length = 3/8''; thermal resistance of heat sink = 30°C/W , $V_F = 1.1 \text{ V Max}$ @ $I_F = 200 \text{ mA}$ for all types) (continued)

	Zener Voltage (Note 7.)			Zener Impedance (Note 8.)			Leakage Current		θ _{VZ}		
Device	Device		V _Z (Volts)		@ l _{ZT}	Z _{ZT} @ I _{ZT}	Z _{ZT} @ I _{ZT} Z _{ZK} @ I _{ZK}		I _R @ V _R		(Note 9.)
(Note 6.)	Marking	Min	Nom	Max	mA	Ω	Ω	mA	μ Α	Volts	%/°C
1N5236B	1N5236B	7.13	7.5	7.87	20	6	500	0.25	3	6	0.058
1N5237B	1N5237B	7.79	8.2	8.61	20	8	500	0.25	3	6.5	0.062
1N5238B	1N5238B	8.265	8.7	9.135	20	8	600	0.25	3	6.5	0.065
1N5239B	1N5239B	8.65	9.1	9.55	20	10	600	0.25	3	7	0.068
1N5240B	1N5240B	9.5	10	10.5	20	17	600	0.25	3	8	0.075
1N5241B	1N5241B	10.45	11	11.55	20	22	600	0.25	2	8.4	0.076
1N5242B	1N5242B	11.4	12	12.6	20	30	600	0.25	1	9.1	0.077
1N5243B	1N5243B	12.35	13	13.65	9.5	13	600	0.25	0.5	9.9	0.079
1N5244B	1N5244B	13.3	14	14.7	9	15	600	0.25	0.1	10	0.082
1N5245B	1N5245B	14.25	15	15.75	8.5	16	600	0.25	0.1	11	0.082
1N5246B	1N5246B	15.2	16	16.8	7.8	17	600	0.25	0.1	12	0.083
1N5247B	1N5247B	16.15	17	17.85	7.4	19	600	0.25	0.1	13	0.084
1N5248B	1N5248B	17.1	18	18.9	7	21	600	0.25	0.1	14	0.085
1N5249B	1N5249B	18.05	19	19.95	6.6	23	600	0.25	0.1	14	0.086
1N5250B	1N5250B	19	20	21	6.2	25	600	0.25	0.1	15	0.086
1N5251B	1N5251B	20.9	22	23.1	5.6	29	600	0.25	0.1	17	0.087
1N5252B	1N5252B	22.8	24	25.2	5.2	33	600	0.25	0.1	18	0.088
1N5253B	1N5253B	23.75	25	26.25	5.0	35	600	0.25	0.1	19	0.089
1N5254B	1N5254B	25.65	27	28.35	4.6	41	600	0.25	0.1	21	0.090
1N5255B	1N5255B	26.6	28	29.4	4.5	44	600	0.25	0.1	21	0.091
1N5256B	1N5256B	28.5	30	31.5	4.2	49	600	0.25	0.1	23	0.091
1N5257B	1N5257B	31.35	33	34.65	3.8	58	700	0.25	0.1	25	0.092
1N5258B	1N5258B	34.2	36	37.8	3.4	70	700	0.25	0.1	27	0.093
1N5259B	1N5259B	37.05	39	40.95	3.2	80	800	0.25	0.1	30	0.094
1N5260B	1N5260B	40.85	43	45.15	3.0	93	900	0.25	0.1	33	0.095
1N5261B	1N5261B	44.65	47	49.35	2.7	105	1000	0.25	0.1	36	0.095
1N5262B	1N5262B	48.45	51	53.55	2.5	125	1100	0.25	0.1	39	0.096
1N5263B	1N5263B	53.2	56	58.8	2.2	150	1300	0.25	0.1	43	0.096
1N5264B	1N5264B	57	60	63	2.1	170	1400	0.25	0.1	46	0.097
1N5265B	1N5265B	58.9	62	65.1	2.0	185	1400	0.25	0.1	47	0.097
1N5266B	1N5266B	64.6	68	71.4	1.8	230	1600	0.25	0.1	52	0.097
1N5267B	1N5267B	71.25	75	78.75	1.7	270	1700	0.25	0.1	56	0.098
1N5268B	1N5268B	77.9	82	86.1	1.5	330	2000	0.25	0.1	62	0.098
1N5269B	1N5269B	82.65	87	91.35	1.4	370	2200	0.25	0.1	68	0.099
1N5270B	1N5270B	86.45	91	95.55	1.4	400	2300	0.25	0.1	69	0.099

6. TOLERANCE

The JEDEC type numbers shown indicate a tolerance of ±5%.

7. ZENER VOLTAGE (V_Z) MEASUREMENT

The zener voltage is measured with the device junction in the thermal equilibrium at the lead temperature (T_L) at 30°C \pm 1°C and 3/8" lead length.

8. ZENER IMPEDANCE (Z_Z) DERIVATION

 Z_{ZT} and Z_{ZK} are measured by dividing the ac voltage drop across the device by the ac current applied. The specified limits are for $I_{Z(ac)} = 0.1 I_{Z(dc)}$ with the ac frequency = 60 Hz.

9. TEMPERATURE COEFFICIENT (θ_{VZ}) *

Test conditions for temperature coefficient are as follows:

A. $I_{ZT} = 7.5$ mA, $T_1 = 25$ °C, $T_2 = 125$ °C (1N5221B through 1N5242B)

B. I_{ZT} = Rated I_{ZT} , T_1 = 25°C, T_2 = 125°C (1N5243B through 1N5281B)

Device to be temperature stabilized with current applied prior to reading breakdown voltage at the specified ambient temperature.

^{*} For more information on special selections contact your nearest ON Semiconductor representative.




Figure 1. Steady State Power Derating

APPLICATION NOTE — ZENER VOLTAGE

Since the actual voltage available from a given zener diode is temperature dependent, it is necessary to determine junction temperature under any set of operating conditions in order to calculate its value. The following procedure is recommended:

Lead Temperature, T_I, should be determined from:

$$T_L = \theta_{LA} P_D + T_A$$
.

 θ_{LA} is the lead-to-ambient thermal resistance (°C/W) and P_D is the power dissipation. The value for θ_{LA} will vary and depends on the device mounting method. θ_{LA} is generally 30 to 40°C/W for the various clips and tie points in common use and for printed circuit board wiring.

The temperature of the lead can also be measured using a thermocouple placed on the lead as close as possible to the tie point. The thermal mass connected to the tie point is normally large enough so that it will not significantly respond to heat surges generated in the diode as a result of pulsed operation once steady-state conditions are achieved. Using the measured value of T_L , the junction temperature may be determined by:

$$\mathsf{T}_\mathsf{J} = \mathsf{T}_\mathsf{L} + \Delta \mathsf{T}_\mathsf{JL}.$$

 ΔT_{JL} is the increase in junction temperature above the lead temperature and may be found from Figure 2 for dc power:

$$\Delta T_{JL} = \theta_{JL} P_D$$
.

For worst-case design, using expected limits of I_Z , limits of P_D and the extremes of $T_J(\Delta T_J)$ may be estimated. Changes in voltage, V_Z , can then be found from:

$$\Delta V = \theta_{VZ} T_{J}$$
.

 $\theta_{VZ}\!,$ the zener voltage temperature coefficient, is found from Figures 4 and 5.

Under high power-pulse operation, the zener voltage will vary with time and may also be affected significantly by the zener resistance. For best regulation, keep current excursions as low as possible.

Surge limitations are given in Figure 7. They are lower than would be expected by considering only junction temperature, as current crowding effects cause temperatures to be extremely high in small spots, resulting in device degradation should the limits of Figure 7 be exceeded.




Figure 2. Typical Thermal Resistance





Figure 3. Typical Leakage Current

TEMPERATURE COEFFICIENTS


(-55°C to +150°C temperature range; 90% of the units are in the ranges indicated.)



 $\theta V_{\mbox{\scriptsize Z}}$, TEMPERATURE COEFFICIENT (mV/ $^{\circ}\mbox{\scriptsize C})$ 70 50 30 20 Vz@ Iz (NOTE 2) 10 7 5 10 20 30 50 70 100 V₇, ZENER VOLTAGE (VOLTS)

Figure 4a. Range for Units to 12 Volts

Figure 4b. Range for Units 12 to 100 Volts







Figure 4c. Range for Units 120 to 200 Volts

Figure 5. Effect of Zener Current






Figure 6a. Typical Capacitance 2.4-100 Volts

Figure 6b. Typical Capacitance 120-200 Volts




Figure 7a. Maximum Surge Power 1.8-91 Volts




Figure 7b. Maximum Surge Power DO-204AH 100–200 Volts

Figure 8. Effect of Zener Current on Zener Impedance




Figure 9. Effect of Zener Voltage on Zener Impedance

Figure 10. Typical Forward Characteristics




Figure 11. Zener Voltage versus Zener Current — $V_Z = 1$ thru 16 Volts




Figure 12. Zener Voltage versus Zener Current — V_Z = 15 thru 30 Volts




Figure 13. Zener Voltage versus Zener Current — V_Z = 30 thru 105 Volts




Figure 14. Zener Voltage versus Zener Current — V_Z = 110 thru 220 Volts

1N4728A Series

1 Watt DO-41 Hermetically Sealed Glass Zener Voltage Regulator Diodes

This is a complete series of 1 Watt Zener diode with limits and excellent operating characteristics that reflect the superior capabilities of silicon—oxide passivated junctions. All this in an axial—lead hermetically sealed glass package that offers protection in all common environmental conditions.

Specification Features:

- Zener Voltage Range 3.3 V to 91 V
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- DO-41 (DO-204AL) Package
- Double Slug Type Construction
- Metallurgical Bonded Construction
- Oxide Passivated Die

Mechanical Characteristics:

CASE: Double slug type, hermetically sealed glass

FINISH: All external surfaces are corrosion resistant and leads are

readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING PURPOSES:

230°C, 1/16" from the case for 10 seconds **POLARITY:** Cathode indicated by polarity band

MOUNTING POSITION: Any


MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Max. Steady State Power Dissipation @ T _L ≤ 50°C, Lead Length = 3/8"	P _D	1.0	Watt
Derated above 50°C		6.67	mW/°C
Operating and Storage Temperature Range	T _J , T _{stg}	- 65 to +200	°C



ON Semiconductor™

http://onsemi.com



L = Assembly Location
1N47xxA = Device Code
Y = Year
WW = Work Week



ORDERING INFORMATION (1.)(NO TAG)

Device	Package	Shipping
1N47xxA	Axial Lead	2000 Units/Box
1N47xxARL	Axial Lead	6000/Tape & Reel
1N47xxARL2	Axial Lead	6000/Tape & Reel
1N47xxATA	Axial Lead	4000/Ammo Pack
1N47xxATA2	Axial Lead	4000/Ammo Pack


NOTES:

1. The "2" suffix refers to 26 mm tape spacing.

Devices listed in *bold, italic* are ON Semiconductor **Preferred** devices. **Preferred** devices are recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 1.2$ V Max., $I_F = 200$ mA for all types)

	21 /
Symbol	Parameter
VZ	Reverse Zener Voltage @ I _{ZT}
I _{ZT}	Reverse Current
Z _{ZT}	Maximum Zener Impedance @ I _{ZT}
I _{ZK}	Reverse Current
Z _{ZK}	Maximum Zener Impedance @ I _{ZK}
I _R	Reverse Leakage Current @ V _R
V _R	Breakdown Voltage
I _F	Forward Current
V _F	Forward Voltage @ I _F
I _r	Surge Current @ T _A = 25°C



ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 1.2 \text{ V Max}$, $I_F = 200 \text{ mA}$ for all types)

		Zener Vol	tage (3.)(4.))	Zene	r Impedance	(5.)	Leakage	Current	
JEDEC		V _Z (Volts)		@ l _{ZT}	Z _{ZT} @ I _{ZT}	Z _{ZK} @	l _{zk}	I _R @	V _R	I _r (6.)
Device (2.)	Min	Nom	Max	(mA)	(Ω)	(Ω)	(mA)	(μA Max)	(Volts)	(mA)
1N4728A	3.14	3.3	3.47	76	10	400	1	100	1	1380
1N4729A	3.42	3.6	3.78	69	10	400	1	100	1	1260
1N4730A	3.71	3.9	4.10	64	9	400	1	50	1	1190
1N4731A	4.09	4.3	4.52	58	9	400	1	10	1	1070
1N4732A	4.47	4.7	4.94	53	8	500	1	10	1	970
1N4733A	4.85	5.1	5.36	49	7	550	1	10	1	890
1N4734A	5.32	5.6	5.88	45	5	600	1	10	2	810
1N4735A	5.89	6.2	6.51	41	2	700	1	10	3	730
1N4736A	6.46	6.8	7.14	37	3.5	700	1	10	4	660
1N4737A	7.13	7.5	7.88	34	4	700	0.5	10	5	605
1N4738A	7.79	8.2	8.61	31	4.5	700	0.5	10	6	550
1N4739A	8.65	9.1	9.56	28	5	700	0.5	10	7	500
1N4740A	9.50	10	10.50	25	7	700	0.25	10	7.6	454
1N4741A	10.45	11	11.55	23	8	700	0.25	5	8.4	414
1N4742A	11.40	12	12.60	21	9	700	0.25	5	9.1	380
1N4743A	12.4	13	13.7	19	10	700	0.25	5	9.9	344
1N4744A	14.3	15	15.8	17	14	700	0.25	5	11.4	304
1N4745A	15.2	16	16.8	15.5	16	700	0.25	5	12.2	285

TOLERANCE AND TYPE NUMBER DESIGNATION

2. The JEDEC type numbers listed have a standard tolerance on the nominal zener voltage of $\pm 5\%$.

SPECIALS AVAILABLE INCLUDE:

3. Nominal zener voltages between the voltages shown and tighter voltage tolerances. For detailed information on price, availability, and delivery, contact your nearest ON Semiconductor representative.

ZENER VOLTAGE (VZ) MEASUREMENT

ON Semiconductor guarantees the zener voltage when measured at 90 seconds while maintaining the lead temperature (T_L) at 30°C ± 1°C, 3/8" from the diode body.

ZENER IMPEDANCE (ZZ) DERIVATION

 The zener impedance is derived from the 60 cycle ac voltage, which results when an ac current having an rms value equal to 10% of the dc zener current (I_{ZT} or I_{ZK}) is superimposed on I_{ZT} or I_{ZK}.

SURGE CURRENT (I_R) NON-REPETITIVE

The rating listed in the electrical characteristics table is maximum peak, non-repetitive, reverse surge current of 1/2 square wave or equivalent sine wave pulse of 1/120 second duration superimposed on the test current, I_{ZT}, per JEDEC registration; however, actual device capability is as described in Figure 5 of the General Data – DO-41 Glass.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted, V_F = 1.2 V Max, I_F = 200 mA for all types) (continued)

		Zener Vol	tage ^{(8.)(9.})	Zenei	· Impedance (10.)	Leakage		
JEDEC		V _Z (Volts)		@ l _{ZT}	Z _{ZT} @ I _{ZT}	Z _{ZK} @	l _{zk}	I _R @	V _R	I _r (11.)
Device (7.)	Min	Nom	Max	(mA)	(Ω)	(Ω)	(mA)	(μA Max)	(Volts)	(mA)
1N4746A	17.1	18	18.9	14	20	750	0.25	5	13.7	250
1N4747A	19.0	20	21.0	12.5	22	750	0.25	5	15.2	225
1N4748A	20.9	22	23.1	11.5	23	750	0.25	5	16.7	205
1N4749A	22.8	24	25.2	10.5	25	750	0.25	5	18.2	190
1N4750A	25.7	27	28.4	9.5	35	750	0.25	5	20.6	170
1N4751A	28.5	30	31.5	8.5	40	1000	0.25	5	22.8	150
1N4752A	31.4	33	34.7	7.5	45	1000	0.25	5	25.1	135
1N4753A	34.2	36	37.8	7	50	1000	0.25	5	27.4	125
1N4754A	37.1	39	41.0	6.5	60	1000	0.25	5	29.7	115
1N4755A	40.9	43	45.2	6	70	1500	0.25	5	32.7	110
1N4756A	44.7	47	49.4	5.5	80	1500	0.25	5	35.8	95
1N4757A	48.5	51	53.6	5	95	1500	0.25	5	38.8	90
1N4758A	53.2	56	58.8	4.5	110	2000	0.25	5	42.6	80
1N4759A	58.9	62	65.1	4	125	2000	0.25	5	47.1	70
1N4760A	64.6	68	71.4	3.7	150	2000	0.25	5	51.7	65
1N4761A	71.3	75	78.8	3.3	175	2000	0.25	5	56	60
1N4762A	77.9	82	86.1	3	200	3000	0.25	5	62.2	55
1N4763A	86.5	91	95.6	2.8	250	3000	0.25	5	69.2	50

TOLERANCE AND TYPE NUMBER DESIGNATION

7. The JEDEC type numbers listed have a standard tolerance on the nominal zener voltage of $\pm 5\%$.

SPECIALS AVAILABLE INCLUDE:

8. Nominal zener voltages between the voltages shown and tighter voltage tolerances. For detailed information on price, availability, and delivery, contact your nearest ON Semiconductor representative.

ZENER VOLTAGE (Vz) MEASUREMENT

9. ON Semiconductor guarantees the zener voltage when measured at 90 seconds while maintaining the lead temperature (T_L) at 30°C \pm 1°C, 3/8″ from the diode body.

ZENER IMPEDANCE (Z₇) DERIVATION

10. The zener impedance is derived from the 60 cycle ac voltage, which results when an ac current having an rms value equal to 10% of the dc zener current (I_{ZT} or I_{ZK}) is superimposed on I_{ZT} or I_{ZK}.

SURGE CURRENT (IR) NON-REPETITIVE

11. The rating listed in the electrical characteristics table is maximum peak, non-repetitive, reverse surge current of 1/2 square wave or equivalent sine wave pulse of 1/120 second duration superimposed on the test current, I_{ZT}, per JEDEC registration; however, actual device capability is as described in Figure 5 of the General Data – DO-41 Glass.




Figure 1. Power Temperature Derating Curve

a. Range for Units to 12 Volts b. Range for Units to 12 to 100 Volts 100 $\theta \, V_{Z}$, TEMPERATURE COEFFICIENT (mV/ $^{\circ} C)$ θV_Z , TEMPERATURE COEFFICIENT (mV/ $^{\circ}$ C) 70 +10 50 +8 30 20 +6 RANGE $V_Z @ I_{ZT}$ 10 7 +2 5 $V_Z @ I_{ZT}$ **RANGE** 3 2 3 4 5 6 8 9 10 11 12 10 70 100 V_Z, ZENER VOLTAGE (VOLTS) Vz, ZENER VOLTAGE (VOLTS)

Figure 2. Temperature Coefficients (–55°C to +150°C temperature range; 90% of the units are in the ranges indicated.)




Figure 3. Typical Thermal Resistance versus Lead Length

Figure 4. Effect of Zener Current




Figure 5. Maximum Surge Power




Figure 6. Effect of Zener Current on Zener Impedance

Figure 7. Effect of Zener Voltage on Zener Impedance




Figure 8. Typical Leakage Current

Figure 10. Typical Forward Characteristics

APPLICATION NOTE

Since the actual voltage available from a given zener diode is temperature dependent, it is necessary to determine junction temperature under any set of operating conditions in order to calculate its value. The following procedure is recommended:

Lead Temperature, T_L, should be determined from:

$$T_L = \theta_{LA} P_D + T_A$$
.

 θ_{LA} is the lead-to-ambient thermal resistance (°C/W) and P_D is the power dissipation. The value for θ_{LA} will vary and depends on the device mounting method. θ_{LA} is generally 30 to 40°C/W for the various clips and tie points in common use and for printed circuit board wiring.

The temperature of the lead can also be measured using a thermocouple placed on the lead as close as possible to the tie point. The thermal mass connected to the tie point is normally large enough so that it will not significantly respond to heat surges generated in the diode as a result of pulsed operation once steady-state conditions are achieved. Using the measured value of T_L , the junction temperature may be determined by:

$$T_J = T_L + \Delta T_{JL}$$
.

 ΔT_{JL} is the increase in junction temperature above the lead temperature and may be found as follows:

$$\Delta T_{JL} = \theta_{JL} P_D$$
.

 θ_{JL} may be determined from Figure 3 for dc power conditions. For worst-case design, using expected limits of I_Z , limits of P_D and the extremes of $T_J(\Delta T_J)$ may be estimated. Changes in voltage, V_Z , can then be found from:

$$\Delta V = \theta_{VZ} \Delta T_{J}$$
.

 θ_{VZ} , the zener voltage temperature coefficient, is found from Figure 2.

Under high power-pulse operation, the zener voltage will vary with time and may also be affected significantly by the zener resistance. For best regulation, keep current excursions as low as possible.

Surge limitations are given in Figure 5. They are lower than would be expected by considering only junction temperature, as current crowding effects cause temperatures to be extremely high in small spots, resulting in device degradation should the limits of Figure 5 be exceeded.

1 Watt DO-41 Hermetically Sealed Glass Zener Voltage Regulators

This is a complete series of 1 Watt Zener diodes with limits and excellent operating characteristics that reflect the superior capabilities of silicon—oxide passivated junctions. All this in an axial—lead hermetically sealed glass package that offers protection in all common environmental conditions.

Specification Features:

- Zener Voltage Range 3.3 V to 85 V
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- DO-41 (DO-204AL) Package
- Double Slug Type Construction
- Metallurgical Bonded Construction
- Oxide Passivated Die

Mechanical Characteristics:

CASE: Double slug type, hermetically sealed glass

FINISH: All external surfaces are corrosion resistant and leads are

readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING PURPOSES:

 230°C , 1/16'' from the case for 10 seconds

POLARITY: Cathode indicated by polarity band

MOUNTING POSITION: Any

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Max. Steady State Power Dissipation @ $T_L \le 50$ °C, Lead Length = $3/8$ " Derate above 50 °C	P _D	1 6.67	W mW/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-65 to +200	°C




ON Semiconductor™

http://onsemi.com





MARKING DIAGRAM



L = Assembly Location BZX85Cxxx= Device Code

(See Table Next Page)
Y = Year
WW = Work Week


ORDERING INFORMATION

Device	Package	Shipping		
BZX85CxxxRL	Axial Lead	6000/Tape & Reel		
BZX85CxxxRL2	Axial Lead	6000/Tape & Reel		

^{*} The "2" suffix refers to 26 mm tape spacing.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 1.2$ V Max., $I_F = 200$ mA for all types)

	21 /
Symbol	Parameter
VZ	Reverse Zener Voltage @ I _{ZT}
I _{ZT}	Reverse Current
Z _{ZT}	Maximum Zener Impedance @ I _{ZT}
I _{ZK}	Reverse Current
Z _{ZK}	Maximum Zener Impedance @ I _{ZK}
I _R	Reverse Leakage Current @ V _R
V _R	Breakdown Voltage
I _F	Forward Current
V _F	Forward Voltage @ I _F
I _R	Surge Current @ T _A = 25°C



ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted, V_F = 1.2 V Max., I_F = 200 mA for all types)

		Zener Voltage (Notes 2. and			and 3.)	Zener Impe	dance (N	lote 4.)	Leakage	I _R	
Device	Device	,	V _Z (Volts))	@ l _{ZT}	Z _{ZT} @ I _{ZT}	Z _{ZK} (® zk	I _R @	V _R	(Note 5.)
(Note 1.)	Marking	Min	Nom	Max	mA	Ω	Ω	mA	μ Α Max	Volts	mA
BZX85C3V3RL	BZX85C3V3	3.1	3.3	3.5	80	20	400	1	1	60	1380
BZX85C3V6RL	BZX85C3V6	3.4	3.6	3.8	60	15	500	1	1	30	1260
BZX85C3V9RL	BZX85C3V9	3.7	3.9	4.1	60	15	500	1	1	5	1190
BZX85C4V3RL	BZX85C4V3	4.0	4.3	4.6	50	13	500	1	1	3	1070
BZX85C4V7RL	BZX85C4V7	4.4	4.7	5.0	45	13	600	1	1.5	3	970
BZX85C5V1RL	BZX85C5V1	4.8	5.1	5.4	45	10	500	1	2	1	890
BZX85C5V6RL	BZX85C5V6	5.2	5.6	6.0	45	7	400	1	2	1	810
BZX85C6V2RL	BZX85C6V2	5.8	6.2	6.6	35	4	300	1	3	1	730
BZX85C6V8RL	BZX85C6V8	6.4	6.8	7.2	35	3.5	300	1	4	1	660
BZX85C7V5RL	BZX85C7V5	7.0	7.45	7.9	35	3	200	0.5	4.5	1	605
BZX85C8V2RL	BZX85C8V2	7.7	8.2	8.7	25	5	200	0.5	5	1	550
BZX85C9V1RL	BZX85C9V1	8.5	9.05	9.6	25	5	200	0.5	6.5	1	500
BZX85C10RL	BZX85C10	9.4	10	10.6	25	7	200	0.5	7	0.5	454
BZX85C12RL	BZX85C12	11.4	12.05	12.7	20	9	350	0.5	8.4	0.5	380
BZX85C13RL	BZX85C13	12.4	13.25	14.1	20	10	400	0.5	9.1	0.5	344
BZX85C15RL	BZX85C15	13.8	14.7	15.6	15	15	500	0.5	10.5	0.5	304
BZX85C16RL	BZX85C16	15.3	16.2	17.1	15	15	500	0.5	11	0.5	285
BZX85C18RL	BZX85C18	16.8	17.95	19.1	15	20	500	0.5	12.5	0.5	250
BZX85C22RL	BZX85C22	20.8	22.05	23.3	10	25	600	0.5	15.5	0.5	205
BZX85C24RL	BZX85C24	22.8	24.2	25.6	10	25	600	0.5	17	0.5	190
BZX85C27RL	BZX85C27	25.1	27	28.9	8	30	750	0.25	19	0.5	170
BZX85C30RL	BZX85C30	28	30	32	8	30	1000	0.25	21	0.5	150
BZX85C33RL	BZX85C33	31	33	35	8	35	1000	0.25	23	0.5	135
BZX85C36RL	BZX85C36	34	36	38	8	40	1000	0.25	25	0.5	125
BZX85C43RL	BZX85C43	40	43	46	6	50	1000	0.25	30	0.5	110
BZX85C47RL	BZX85C47	44	47	50	4	90	1500	0.25	33	0.5	95
BZX85C62RL	BZX85C62	58	62	66	4	125	2000	0.25	43	0.5	70
BZX85C75RL	BZX85C75	70	75	80	4	150	2000	0.25	51	0.5	60
BZX85C82RL	BZX85C82	77	82	87	2.7	200	3000	0.25	56	0.5	55

1. TOLERANCE AND TYPE NUMBER DESIGNATION

The type numbers listed have zener voltage min/max limits as shown and have a standard tolerance on the nominal zener voltage of ±5%.

2. AVAILABILITY OF SPECIAL DIODES

For detailed information on price, availability and delivery of nominal zener voltages between the voltages shown and tighter voltage tolerances, contact your nearest ON Semiconductor representative.

3. ZENER VOLTAGE (V_Z) MEASUREMENT

 V_Z measured after the test current has been applied to 40 \pm 10 msec, while maintaining the lead temperature (T_L) at 30°C \pm 1°C, 3/8" from the diode body.

4. ZENER IMPEDANCE (Z_Z) DERIVATION

The zener impedance is derived from 1 kHz cycle AC voltage, which results when an AC current having an rms value equal to 10% of the DC zener current (I_{ZT} or I_{ZK}) is superimposed on I_{ZT} or I_{ZK} .

5. SURGE CURRENT (I_R) NON-REPETITIVE

The rating listed in the electrical characteristics table is maximum peak, non–repetitive, reverse surge current of 1/2 square wave or eqivalent sine wave pulse of 1/120 second duration superimposed on the test current, I_{ZT} . However, actual device capability is as described in Figure 5 of the General Data – DO–41 Glass.




Figure 1. Power Temperature Derating Curve

a. Range for Units to 12 Volts b. Range for Units to 12 to 100 Volts 100 $\theta \, V_{Z}$, TEMPERATURE COEFFICIENT (mV/ $^{\circ} C)$ θV_Z , TEMPERATURE COEFFICIENT (mV/ $^{\circ}$ C) 70 +10 50 +8 30 20 +6 RANGE $V_Z @ I_{ZT}$ 10 7 +2 5 $V_Z @ I_{ZT}$ **RANGE** 3 2 3 4 5 6 8 9 10 11 12 10 70 100 V_Z, ZENER VOLTAGE (VOLTS) Vz, ZENER VOLTAGE (VOLTS)

Figure 2. Temperature Coefficients (–55°C to +150°C temperature range; 90% of the units are in the ranges indicated.)




Figure 3. Typical Thermal Resistance versus Lead Length

Figure 4. Effect of Zener Current




Figure 5. Maximum Surge Power




Figure 6. Effect of Zener Current on Zener Impedance

Figure 7. Effect of Zener Voltage on Zener Impedance




Figure 8. Typical Leakage Current

Figure 10. Typical Forward Characteristics

APPLICATION NOTE

Since the actual voltage available from a given zener diode is temperature dependent, it is necessary to determine junction temperature under any set of operating conditions in order to calculate its value. The following procedure is recommended:

Lead Temperature, T_L, should be determined from:

$$T_L = \theta_{LA} P_D + T_A$$
.

 θ_{LA} is the lead-to-ambient thermal resistance (°C/W) and P_D is the power dissipation. The value for θ_{LA} will vary and depends on the device mounting method. θ_{LA} is generally 30 to 40°C/W for the various clips and tie points in common use and for printed circuit board wiring.

The temperature of the lead can also be measured using a thermocouple placed on the lead as close as possible to the tie point. The thermal mass connected to the tie point is normally large enough so that it will not significantly respond to heat surges generated in the diode as a result of pulsed operation once steady-state conditions are achieved. Using the measured value of T_L , the junction temperature may be determined by:

$$T_J = T_L + \Delta T_{JL}$$
.

 ΔT_{JL} is the increase in junction temperature above the lead temperature and may be found as follows:

$$\Delta T_{JL} = \theta_{JL} P_D$$
.

 θ_{JL} may be determined from Figure 3 for dc power conditions. For worst-case design, using expected limits of I_Z , limits of P_D and the extremes of $T_J(\Delta T_J)$ may be estimated. Changes in voltage, V_Z , can then be found from:

$$\Delta V = \theta_{VZ} \Delta T_{J}$$
.

 θ_{VZ} , the zener voltage temperature coefficient, is found from Figure 2.

Under high power-pulse operation, the zener voltage will vary with time and may also be affected significantly by the zener resistance. For best regulation, keep current excursions as low as possible.

Surge limitations are given in Figure 5. They are lower than would be expected by considering only junction temperature, as current crowding effects cause temperatures to be extremely high in small spots, resulting in device degradation should the limits of Figure 5 be exceeded.

3 Watt DO-41 Surmetic™ 30 Zener Voltage Regulators

This is a complete series of 3 Watt Zener diodes with limits and excellent operating characteristics that reflect the superior capabilities of silicon—oxide passivated junctions. All this in an axial—lead, transfer—molded plastic package that offers protection in all common environmental conditions.

Specification Features:

- Zener Voltage Range 3.3 V to 200 V
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- Surge Rating of 98 W @ 1 ms
- Maximum Limits Guaranteed on up to Six Electrical Parameters
- Package No Larger than the Conventional 1 Watt Package

Mechanical Characteristics:

CASE: Void free, transfer-molded, thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are

readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING PURPOSES:

230°C, 1/16" from the case for 10 seconds

POLARITY: Cathode indicated by polarity band

MOUNTING POSITION: Any

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Max. Steady State Power Dissipation @ T ₁ = 75°C, Lead Length = 3/8"	P _D	3	W
Derate above 75°C		24	mW/°C
Steady State Power Dissipation @ T _A = 50°C	P_{D}	1	W
Derate above 50°C		6.67	mW/°C
Operating and Storage Temperature Range	T _J , T _{stg}	–65 to +200	°C



ON Semiconductor™

http://onsemi.com





MARKING DIAGRAM



L = Assembly Location 1N59xxB = Device Code

(See Table Next Page)

YY = Year WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping			
1N59xxB	Axial Lead	2000 Units/Box			
1N59xxBRL	Axial Lead	6000/Tape & Reel			
1N59xxBRR1 [†]	Axial Lead	2000/Tape & Reel			
1N59xxBRR2 [‡]	Axial Lead	2000/Tape & Reel			


- † Polarity band **up** with cathode lead off first
- [‡] Polarity band **down** with cathode lead off first

Devices listed in *bold, italic* are ON Semiconductor **Preferred** devices. **Preferred** devices are recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS

 $(T_L = 30^{\circ}C \text{ unless otherwise noted},$ $V_F = 1.5 \text{ V Max } @ I_F = 200 \text{ mAdc for all types})$

Symbol	Parameter
V _Z	Reverse Zener Voltage @ I _{ZT}
I _{ZT}	Reverse Current
Z _{ZT}	Maximum Zener Impedance @ I _{ZT}
I _{ZK}	Reverse Current
Z _{ZK}	Maximum Zener Impedance @ I _{ZK}
I _R	Reverse Leakage Current @ V _R
V _R	Breakdown Voltage
lF	Forward Current
V _F	Forward Voltage @ I _F
I _{ZM}	Maximum DC Zener Current



ELECTRICAL CHARACTERISTICS ($T_L = 30^{\circ}$ C unless otherwise noted, $V_F = 1.5$ V Max @ $I_F = 200$ mAdc for all types)

	T	1						-	1		
	Zener Voltage (Note			2.)	Zener Impedance (Note 3.)			Leakage			
Device	Device	,	V _Z (Volts))	@ l _{ZT}	Z _{ZT} @ I _{ZT}	Z _{ZK} (⊚ l ^{ZK}	I _R @	V _R	I _{ZM}
(Note 1.)	Marking	Min	Nom	Max	mA	Ω	Ω	mA	μ Α Max	Volts	mA
1N5913B	1N5913B	3.14	3.3	3.47	113.6	10	500	1	100	1	454
1N5917B	1N5917B	4.47	4.7	4.94	79.8	5	500	1	5	1.5	319
1N5919B	1N5919B	5.32	5.6	5.88	66.9	2	250	1	5	3	267
1N5920B	1N5920B	5.89	6.2	6.51	60.5	2	200	1	5	4	241
1N5921B	1N5921B	6.46	6.8	7.14	55.1	2.5	200	1	5	5.2	220
1N5923B	1N5923B	7.79	8.2	8.61	45.7	3.5	400	0.5	5	6.5	182
1N5924B	1N5924B	8.65	9.1	9.56	41.2	4	500	0.5	5	7	164
1N5925B	1N5925B	9.50	10	10.50	37.5	4.5	500	0.25	5	8	150
1N5926B	1N5926B	10.45	11	11.55	34.1	5.5	550	0.25	1	8.4	136
1N5927B	1N5927B	11.40	12	12.60	31.2	6.5	550	0.25	1	9.1	125
1N5929B	1N5929B	14.25	15	15.75	25.0	9	600	0.25	1	11.4	100
1N5930B	1N5930B	15.20	16	16.80	23.4	10	600	0.25	1	12.2	93
1N5931B	1N5931B	17.10	18	18.90	20.8	12	650	0.25	1	13.7	83
1N5932B	1N5932B	19.00	20	21.00	18.7	14	650	0.25	1	15.2	75
1N5933B	1N5933B	20.90	22	23.10	17.0	17.5	650	0.25	1	16.7	68
1N5934B	1N5934B	22.80	24	25.20	15.6	19	700	0.25	1	18.2	62
1N5935B	1N5935B	25.65	27	28.35	13.9	23	700	0.25	1	20.6	55
1N5936B	1N5936B	28.50	30	31.50	12.5	28	750	0.25	1	22.8	50
1N5937B	1N5937B	31.35	33	34.65	11.4	33	800	0.25	1	25.1	45
1N5938B	1N5938B	34.20	36	37.80	10.4	38	850	0.25	1	27.4	41
1N5940B	1N5940B	40.85	43	45.15	8.7	53	950	0.25	1	32.7	34
1N5941B	1N5941B	44.65	47	49.35	8.0	67	1000	0.25	1	35.8	31
1N5942B	1N5942B	48.45	51	53.55	7.3	70	1100	0.25	1	38.8	29
1N5943B	1N5943B	53.20	56	58.80	6.7	86	1300	0.25	1	42.6	26
1N5944B	1N5944B	58.90	62	65.10	6.0	100	1500	0.25	1	47.1	24
1N5945B	1N5945B	64.60	68	71.40	5.5	120	1700	0.25	1	51.7	22
1N5946B	1N5946B	71.25	75	78.75	5.0	140	2000	0.25	1	56	20
1N5947B	1N5947B	77.90	82	86.10	4.6	160	2500	0.25	1	62.2	18
1N5948B	1N5948B	86.45	91	95.55	4.1	200	3000	0.25	1	69.2	16
1N5950B	1N5950B	104.5	110	115.5	3.4	300	4000	0.25	1	83.6	13
1N5951B	1N5951B	114	120	126	3.1	380	4500	0.25	1	91.2	12
1N5952B	1N5952B	123.5	130	136.5	2.9	450	5000	0.25	1	98.8	11
1N5953B	1N5953B	142.5	150	157.5	2.5	600	6000	0.25	1	114	10
1N5954B	1N5954B	152	160	168	2.3	700	6500	0.25	1	121.6	9
1N5955B	1N5955B	171	180	189	2.1	900	7000	0.25	1	136.8	8
1N5956B	1N5956B	190	200	210	1.9	1200	8000	0.25	1	152	7

1. TOLERANCE AND TYPE NUMBER DESIGNATION

Tolerance designation – device tolerance of $\pm 5\%$ are indicated by a "B" suffix.

$2. \ \ \textbf{ZENER VOLTAGE (V_Z) MEASUREMENT} \\$

ON Semiconductor guarantees the zener voltage when measured at 90 seconds while maintaining the lead temperature (T_L) at 30°C \pm 1°C, 3/8" from the diode body.

3. ZENER IMPEDANCE (Z_Z) DERIVATION

The zener impedance is derived from 60 seconds AC voltage, which results when an AC current having an rms value equal to 10% of the DC zener current (I_{ZT} or I_{ZK}) is superimposed on I_{ZT} or I_{ZK} .




Figure 1. Power Temperature Derating Curve




Figure 2. Typical Thermal Response L, Lead Length = 3/8 Inch




Figure 3. Maximum Surge Power

Figure 4. Typical Reverse Leakage

APPLICATION NOTE

Since the actual voltage available from a given zener diode is temperature dependent, it is necessary to determine junction temperature under any set of operating conditions in order to calculate its value. The following procedure is recommended:

Lead Temperature, T_L, should be determined from:

$$T_L = \theta_{LA} P_D + T_A$$

 $T_L = \theta_{LA} \; P_D + T_A$ θ_{LA} is the lead-to-ambient thermal resistance (°C/W) and P_D is the power dissipation. The value for θ_{LA} will vary and depends on the device mounting method. θ_{LA} is generally 30-40°C/W for the various clips and tie points in common use and for printed circuit board wiring.

The temperature of the lead can also be measured using a thermocouple placed on the lead as close as possible to the tie point. The thermal mass connected to the tie point is normally large enough so that it will not significantly respond to heat surges generated in the diode as a result of pulsed operation once steady-state conditions are achieved. Using the measured value of T_L, the junction temperature may be determined by:

$$\mathsf{T}_\mathsf{J} = \mathsf{T}_\mathsf{L} + \Delta \mathsf{T}_\mathsf{JL}$$

 $\Delta T_{\rm IL}$ is the increase in junction temperature above the lead temperature and may be found from Figure 2 for a train of power pulses (L = 3/8 inch) or from Figure 10 for dc power.

$$\Delta T_{JL} = \theta_{JL} P_D$$

For worst-case design, using expected limits of Iz, limits of P_D and the extremes of T_J (ΔT_J) may be estimated. Changes in voltage, V_Z, can then be found from:

$$\Delta V = \theta_{VZ} \Delta T_{J}$$

 θ_{VZ} , the zener voltage temperature coefficient, is found from Figures 5 and 6.

Under high power-pulse operation, the zener voltage will vary with time and may also be affected significantly by the zener resistance. For best regulation, keep current excursions as low as possible.

Data of Figure 2 should not be used to compute surge capability. Surge limitations are given in Figure 3. They are lower than would be expected by considering only junction temperature, as current crowding effects cause temperatures to be extremely high in small spots resulting in device degradation should the limits of Figure 3 be exceeded.

TEMPERATURE COEFFICIENT RANGES

(90% of the Units are in the Ranges Indicated)




Figure 5. Units To 12 Volts

Figure 6. Units 10 To 400 Volts

ZENER VOLTAGE versus ZENER CURRENT




Figure 7. $V_Z = 3.3$ thru 10 Volts




Figure 9. $V_Z = 100 \text{ thru } 400 \text{ Volts}$

Figure 10. Typical Thermal Resistance

3EZ4.3D5 Series

3 Watt DO-41 Surmetic™ 30 Zener Voltage Regulators

This is a complete series of 3 Watt Zener diodes with limits and excellent operating characteristics that reflect the superior capabilities of silicon—oxide passivated junctions. All this in an axial—lead, transfer—molded plastic package that offers protection in all common environmental conditions.

Specification Features:

- Zener Voltage Range 4.3 V to 330 V
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- Surge Rating of 98 W @ 1 ms
- Maximum Limits Guaranteed on up to Six Electrical Parameters
- Package No Larger than the Conventional 1 Watt Package

Mechanical Characteristics:

CASE: Void free, transfer-molded, thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are

readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING PURPOSES:

 230°C , 1/16'' from the case for 10 seconds

POLARITY: Cathode indicated by polarity band

MOUNTING POSITION: Any

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Max. Steady State Power Dissipation @ T _I = 75°C, Lead Length = 3/8"	P_{D}	3	W
Derate above 75°C		24	mW/°C
Steady State Power Dissipation @ T _A = 50°C	P_{D}	1	W
Derate above 50°C		6.67	mW/°C
Operating and Storage Temperature Range	T _J , T _{stg}	–65 to +200	°C



ON Semiconductor™

http://onsemi.com





MARKING DIAGRAM



L = Assembly Location 3EZxxxD5 = Device Code

(See Table Next Page)
YY = Year

WW

ORDERING INFORMATION

= Work Week

Device	Package	Shipping				
3EZxxxD5	Axial Lead	2000 Units/Box				
3EZxxxD5RL	Axial Lead	6000/Tape & Reel				
3EZxxxD5RR1 [†]	Axial Lead	2000/Tape & Reel				
3EZxxxD5RR2 [‡]	Axial Lead	2000/Tape & Reel				


† Polarity band **up** with cathode lead off first

[‡] Polarity band **down** with cathode lead off first

3EZ4.3D5 Series

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 1.5$ V Max @ $I_F = 200$ mA for all types)

Symbol	Parameter
VZ	Reverse Zener Voltage @ I _{ZT}
I _{ZT}	Reverse Current
Z _{ZT}	Maximum Zener Impedance @ I _{ZT}
I _{ZK}	Reverse Current
Z _{ZK}	Maximum Zener Impedance @ I _{ZK}
I _R	Reverse Leakage Current @ V _R
V_{R}	Breakdown Voltage
I _F	Forward Current
V _F	Forward Voltage @ I _F
I _{ZM}	Maximum DC Zener Current
I _R	Surge Current @ T _A = 25°C



ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}$ C unless otherwise noted, $V_F = 1.5$ V Max @ $I_F = 200$ mA for all types)

		Ze	ner Volta	ge (Note	2.)	Zener Impe	edance (N	Note 3.)	Leakage	Current		I _R
Device	Device	,	V _Z (Volts)		@ I _{ZT}	T Z _{ZT} @ I _{ZT} Z _{ZK} @ I _{ZK}		@ l ^{ZK}	I _{ZK} I _R @ V _R			(Note 4.)
(Note 1.)	Marking	Min	Nom	Max	mA	Ω	Ω	mA	μ Α Max	Volts	mA	mA
3EZ4.3D5	3EZ4.3D5	4.09	4.3	4.52	174	4.5	400	1	30	1	590	4.1
3EZ6.2D5	3EZ6.2D5	5.89	6.2	6.51	121	1.5	700	1	5	3	435	3.1
3EZ8.2D5	3EZ8.2D5	7.79	8.2	8.61	91	2.3	700	0.5	5	6	330	2.44
3EZ10D5	3EZ10D5	9.50	10	10.5	75	3.5	700	0.25	3	7.6	270	2.0
3EZ13D5	3EZ13D5	12.35	13	13.65	58	4.5	700	0.25	0.5	9.9	208	1.54
3EZ15D5	3EZ15D5	14.25	15	15.75	50	5.5	700	0.25	0.5	11.4	180	1.33
3EZ16D5	3EZ16D5	15.2	16	16.8	47	5.5	700	0.25	0.5	12.2	169	1.25
3EZ18D5	3EZ18D5	17.1	18	18.9	42	6.0	750	0.25	0.5	13.7	150	1.11
3EZ24D5	3EZ24D5	22.8	24	25.2	31	9.0	750	0.25	0.5	18.2	112	0.83
3EZ36D5	3EZ36D5	34.2	36	37.8	21	22	1000	0.25	0.5	27.4	75	0.56
3EZ39D5	3EZ39D5	37.05	39	40.95	19	28	1000	0.25	0.5	29.7	69	0.51
3EZ220D5	3EZ220D5	209	220	231	3.4	1600	9000	0.25	1	167	12	0.09
3EZ240D5	3EZ240D5	228	240	252	3.1	1700	9000	0.25	1	182	11	0.09
3EZ330D5	3EZ330D5	313.5	330	346.5	2.3	2200	9000	0.25	1	251	8	0.06

1. TOLERANCE AND TYPE NUMBER DESIGNATION

Tolerance designation – device tolerance of $\pm 5\%$ are indicated by a "5" suffix.

2. ZENER VOLTAGE (Vz) MEASUREMENT

ON Semiconductor guarantees the zener voltage when measured at 40 ms ± 10 ms, 3/8'' from the diode body. And an ambient temperature of 25°C (+8°C, -2°C)

3. ZENER IMPEDANCE (ZZ) DERIVATION

The zener impedance is derived from 60 seconds AC voltage, which results when an AC current having an rms value equal to 10% of the DC zener current (I_{ZT} or I_{ZK}) is superimposed on I_{ZT} or I_{ZK} .

4. SURGE CURRENT (IR) NON-REPETITIVE

The rating listed in the electrical characteristics table is maximum peak, non–repetitive, reverse surge current of 1/2 square wave or equivalent sine wave pulse of 1/120 second duration superimposed on the test current, I_{ZT} , per JEDEC standards. However, actual device capability is as described in Figure 3 of the General Data sheet for Surmetic 30s.




Figure 1. Power Temperature Derating Curve




Figure 2. Typical Thermal Response L, Lead Length = 3/8 Inch




Figure 3. Maximum Surge Power

Figure 4. Typical Reverse Leakage

3EZ4.3D5 Series

APPLICATION NOTE

Since the actual voltage available from a given zener diode is temperature dependent, it is necessary to determine junction temperature under any set of operating conditions in order to calculate its value. The following procedure is recommended:

Lead Temperature, T_L, should be determined from:

$$T_L = \theta_{LA} P_D + T_A$$

 $T_L = \theta_{LA} \; P_D + T_A$ θ_{LA} is the lead-to-ambient thermal resistance (°C/W) and P_D is the power dissipation. The value for θ_{LA} will vary and depends on the device mounting method. θ_{LA} is generally 30-40°C/W for the various clips and tie points in common use and for printed circuit board wiring.

The temperature of the lead can also be measured using a thermocouple placed on the lead as close as possible to the tie point. The thermal mass connected to the tie point is normally large enough so that it will not significantly respond to heat surges generated in the diode as a result of pulsed operation once steady-state conditions are achieved. Using the measured value of T_L, the junction temperature may be determined by:

$$\mathsf{T}_\mathsf{J} = \mathsf{T}_\mathsf{L} + \Delta \mathsf{T}_\mathsf{JL}$$

 $\Delta T_{\rm IL}$ is the increase in junction temperature above the lead temperature and may be found from Figure 2 for a train of power pulses (L = 3/8 inch) or from Figure 10 for dc power.

$$\Delta T_{JL} = \theta_{JL} P_D$$

For worst-case design, using expected limits of Iz, limits of P_D and the extremes of T_J (ΔT_J) may be estimated. Changes in voltage, V_Z, can then be found from:

$$\Delta V = \theta_{VZ} \Delta T_{J}$$

 θ_{VZ} , the zener voltage temperature coefficient, is found from Figures 5 and 6.

Under high power-pulse operation, the zener voltage will vary with time and may also be affected significantly by the zener resistance. For best regulation, keep current excursions as low as possible.

Data of Figure 2 should not be used to compute surge capability. Surge limitations are given in Figure 3. They are lower than would be expected by considering only junction temperature, as current crowding effects cause temperatures to be extremely high in small spots resulting in device degradation should the limits of Figure 3 be exceeded.

3EZ4.3D5 Series

TEMPERATURE COEFFICIENT RANGES

(90% of the Units are in the Ranges Indicated)




Figure 5. Units To 12 Volts

Figure 6. Units 10 To 400 Volts

ZENER VOLTAGE versus ZENER CURRENT




Figure 7. $V_Z = 3.3$ thru 10 Volts




Figure 9. $V_Z = 100 \text{ thru } 400 \text{ Volts}$

Figure 10. Typical Thermal Resistance

3 Watt DO-41 Surmetic™ 30 Zener Voltage Regulators

This is a complete series of 3 Watt Zener diodes with limits and excellent operating characteristics that reflect the superior capabilities of silicon—oxide passivated junctions. All this in an axial—lead, transfer—molded plastic package that offers protection in all common environmental conditions.

Specification Features:

- Zener Voltage Range 3.6 V to 30 V
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- Surge Rating of 98 W @ 1 ms
- Maximum Limits Guaranteed on up to Six Electrical Parameters
- Package No Larger than the Conventional 1 Watt Package

Mechanical Characteristics:

CASE: Void free, transfer-molded, thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are

readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING PURPOSES:

230°C, 1/16" from the case for 10 seconds

POLARITY: Cathode indicated by polarity band

MOUNTING POSITION: Any

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Max. Steady State Power Dissipation @ T ₁ = 75°C, Lead Length = 3/8"	P_{D}	3	W
Derate above 75°C		24	mW/°C
Steady State Power Dissipation @ T _A = 50°C	P_{D}	1	W
Derate above 50°C		6.67	mW/°C
Operating and Storage Temperature Range	T _J , T _{stg}	–65 to +200	°C



ON Semiconductor™

http://onsemi.com





MARKING DIAGRAM



L = Assembly Location MZP47xxA = Device Code

> (See Table Next Page) = Year

YY = Year WW = Work Week

ORDERING INFORMATION


Device	Package	Shipping		
MZP47xxA	Axial Lead	2000 Units/Box		
MZP47xxARL	Axial Lead	6000/Tape & Reel		
MZP47xxATA	Axial Lead	4000/Ammo Pack		
MZP47xxARR1 [†]	Axial Lead	2000/Tape & Reel		
MZP47xxARR2 [‡]	Axial Lead	2000/Tape & Reel		

[†] Polarity band **up** with cathode lead off first

[‡] Polarity band **down** with cathode lead off first

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 1.5$ V Max @ $I_F = 200$ mA for all types)

Symbol	Parameter
V_Z	Reverse Zener Voltage @ I _{ZT}
I _{ZT}	Reverse Current
Z _{ZT}	Maximum Zener Impedance @ I _{ZT}
I _{ZK}	Reverse Current
Z _{ZK}	Maximum Zener Impedance @ I _{ZK}
I _R	Reverse Leakage Current @ V _R
V _R	Breakdown Voltage
I _F	Forward Current
V _F	Forward Voltage @ I _F
I _R	Surge Current @ T _A = 25°C



ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 1.5$ V Max @ $I_F = 200$ mA for all types)

		Ze	ner Volta	ge (Note	2.)	Zener Impe	edance (N	Note 3.)	Leakage Current		I _R
Device	Device	,	V _Z (Volts))	@ l _{ZT}	Z _{ZT} @ I _{ZT}	@ I _{ZT} Z _{ZK} @ I _{ZK}		I _R @	(Note 4.)	
(Note 1.)	Marking	Min	Nom	Max	mA	Ω	Ω	mA	μ Α Max	Volts	mA
MZP4729A	MZP4729A	3.42	3.6	3.78	69	10	400	1	100	1	1260
MZP4734A	MZP4734A	5.32	5.6	5.88	45	5	600	1	10	2	810
MZP4735A	MZP4735A	5.89	6.2	6.51	41	2	700	1	10	3	730
MZP4736A	MZP4736A	6.46	6.8	7.14	37	3.5	700	1	10	4	660
MZP4737A	MZP4737A	7.13	7.5	7.88	34	4	700	0.5	10	5	605
MZP4738A	MZP4738A	7.79	8.2	8.61	31	4.5	700	0.5	10	6	550
MZP4740A	MZP4740A	9.50	10	10.50	25	7	700	0.25	10	7.6	454
MZP4741A	MZP4741A	10.45	11	11.55	23	8	700	0.25	5	8.4	414
MZP4744A	MZP4744A	14.25	15	15.75	17	14	700	0.25	5	11.4	304
MZP4745A	MZP4745A	15.20	16	16.80	15.5	16	700	0.25	5	12.2	285
MZP4746A	MZP4746A	17.10	18	18.90	14	20	750	0.25	5	13.7	250
MZP4749A	MZP4749A	22.80	24	25.20	10.5	25	750	0.25	5	18.2	190
MZP4750A	MZP4750A	25.65	27	28.35	9.5	35	750	0.25	5	20.6	170
MZP4751A	MZP4751A	28.50	30	31.50	8.5	40	1000	0.25	5	22.8	150
MZP4752A	MZP4752A	31.35	33	34.65	7.5	45	1000	0.25	5	25.1	135
MZP4753A	MZP4753A	34.20	36	37.80	7.0	50	1000	0.25	5	27.4	125

1. TOLERANCE AND TYPE NUMBER DESIGNATION

The type numbers listed have a standard tolerance on the nominal zener voltage of $\pm 5\%$.

2. ZENER VOLTAGE (Vz) MEASUREMENT

ON Semiconductor guarantees the zener voltage when measured at 90 seconds while maintaining the lead temperature (T_L) at 30°C \pm 1°C, 3/8″ from the diode body.

3. ZENER IMPEDANCE (Z_Z) DERIVATION

The zener impedance is derived from 60 seconds AC voltage, which results when an AC current having an rms value equal to 10% of the DC zener current (I_{ZT} or I_{ZK}) is superimposed on I_{ZT} or I_{ZK} .

4. SURGE CURRENT (IR) NON-REPETITIVE

The rating listed in the electrical characteristics table is maximum peak, non–repetitive, reverse surge current of 1/2 square wave or equivalent sine wave pulse of 1/120 second duration superimposed on the test current, I_{ZT} , per JEDEC standards. However, actual device capability is as described in Figure 3 of the General Data sheet for Surmetic 30s.




Figure 1. Power Temperature Derating Curve




Figure 2. Typical Thermal Response L, Lead Length = 3/8 Inch




Figure 3. Maximum Surge Power

Figure 4. Typical Reverse Leakage

APPLICATION NOTE

Since the actual voltage available from a given zener diode is temperature dependent, it is necessary to determine junction temperature under any set of operating conditions in order to calculate its value. The following procedure is recommended:

Lead Temperature, T_L, should be determined from:

$$T_L = \theta_{LA} P_D + T_A$$

 $T_L = \theta_{LA} \; P_D + T_A$ θ_{LA} is the lead-to-ambient thermal resistance (°C/W) and P_D is the power dissipation. The value for θ_{LA} will vary and depends on the device mounting method. θ_{LA} is generally 30-40°C/W for the various clips and tie points in common use and for printed circuit board wiring.

The temperature of the lead can also be measured using a thermocouple placed on the lead as close as possible to the tie point. The thermal mass connected to the tie point is normally large enough so that it will not significantly respond to heat surges generated in the diode as a result of pulsed operation once steady-state conditions are achieved. Using the measured value of T_L, the junction temperature may be determined by:

$$T_{,J} = T_{I} + \Delta T_{,JJ}$$

 $\Delta T_{\rm IL}$ is the increase in junction temperature above the lead temperature and may be found from Figure 2 for a train of power pulses (L = 3/8 inch) or from Figure 10 for dc power.

$$\Delta T_{JL} = \theta_{JL} P_D$$

For worst-case design, using expected limits of Iz, limits of P_D and the extremes of T_J (ΔT_J) may be estimated. Changes in voltage, V_Z, can then be found from:

$$\Delta V = \theta_{VZ} \Delta T_{J}$$

 θ_{VZ} , the zener voltage temperature coefficient, is found from Figures 5 and 6.

Under high power-pulse operation, the zener voltage will vary with time and may also be affected significantly by the zener resistance. For best regulation, keep current excursions as low as possible.

Data of Figure 2 should not be used to compute surge capability. Surge limitations are given in Figure 3. They are lower than would be expected by considering only junction temperature, as current crowding effects cause temperatures to be extremely high in small spots resulting in device degradation should the limits of Figure 3 be exceeded.

TEMPERATURE COEFFICIENT RANGES

(90% of the Units are in the Ranges Indicated)




Figure 5. Units To 12 Volts

Figure 6. Units 10 To 400 Volts

ZENER VOLTAGE versus ZENER CURRENT




Figure 7. $V_Z = 3.3$ thru 10 Volts




Figure 9. $V_Z = 100 \text{ thru } 400 \text{ Volts}$

Figure 10. Typical Thermal Resistance

5 Watt Surmetic[™] 40 Zener Voltage Regulators

This is a complete series of 5 Watt Zener diodes with tight limits and better operating characteristics that reflect the superior capabilities of silicon—oxide passivated junctions. All this in an axial—lead, transfer—molded plastic package that offers protection in all common environmental conditions.

Specification Features:

- Zener Voltage Range 3.3 V to 200 V
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- Surge Rating of up to 180 W @ 8.3 ms
- Maximum Limits Guaranteed on up to Six Electrical Parameters

Mechanical Characteristics:

CASE: Void free, transfer–molded, thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are

readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING PURPOSES:

230°C, 1/16" from the case for 10 seconds

POLARITY: Cathode indicated by polarity band

MOUNTING POSITION: Any

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Max. Steady State Power Dissipation @ T _L = 75°C, Lead Length = 3/8"	P _D	5	W
Derate above 75°C		40	mW/°C
Operating and Storage Temperature Range	T _J , T _{stg}	–65 to +200	°C




ON Semiconductor™

http://onsemi.com





MARKING DIAGRAM



L = Assembly Location 1N53xxB = Device Code

(See Table Next Page)
Y = Year
WW = Work Week


ORDERING INFORMATION

Device	Package	Shipping
1N53xxB	Axial Lead	1000 Units/Box
1N53xxBRL	Axial Lead	4000/Tape & Reel
1N53xxBTA	Axial Lead	2000/Ammo Pack

Devices listed in *bold, italic* are ON Semiconductor **Preferred** devices. **Preferred** devices are recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 1.2$ V Max @ $I_F = 1.0$ A for all types)

Symbol	Parameter
VZ	Reverse Zener Voltage @ I _{ZT}
I _{ZT}	Reverse Current
Z _{ZT}	Maximum Zener Impedance @ I _{ZT}
I _{ZK}	Reverse Current
Z _{ZK}	Maximum Zener Impedance @ I _{ZK}
I _R	Reverse Leakage Current @ V _R
V_R	Breakdown Voltage
I _F	Forward Current
V _F	Forward Voltage @ I _F
I _R	Maximum Surge Current @ T _A = 25°C
ΔV_{Z}	Reverse Zener Voltage Change
I _{ZM}	Maximum DC Zener Current



ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted, V_F = 1.2 V Max @ I_F = 1.0 A for all types)

		Zen	er Volta	ige (Not	e 2.)	Zener Impe	Leaka Curre	-	I _R	ΔV ₇	I _{ZM}		
Device	Device	٧	z (Volts	5)	@ l _{ZT}	Z _{ZT} @ I _{ZT}	Z _{ZK} @ I _{ZK}	Izk	I _R @	V _R	(Note 3.)	(Note 4.)	(Note 5.)
(Note 1.)	Marking	Min	Nom	Max	mA	Ω	Ω	μА	μ Α Max	Volts	Α	Volts	mA
1N5333B	1N5333B	3.14	3.3	3.47	380	3	400	1	300	1	20	0.85	1440
1N5334B	1N5334B	3.42	3.6	3.78	350	2.5	500	1	150	1	18.7	0.8	1320
1N5335B	1N5335B	3.71	3.9	4.10	320	2	500	1	50	1	17.6	0.54	1220
1N5336B	1N5336B	4.09	4.3	4.52	290	2	500	1	10	1	16.4	0.49	1100
1N5337B	1N5337B	4.47	4.7	4.94	260	2	450	1	5	1	15.3	0.44	1010
1N5338B	1N5338B	4.85	5.1	5.36	240	1.5	400	1	1	1	14.4	0.39	930
1N5339B	1N5339B	5.32	5.6	5.88	220	1	400	1	1	2	13.4	0.25	865
1N5340B	1N5340B	5.70	6.0	6.30	200	1	300	1	1	3	12.7	0.19	790
1N5341B	1N5341B	5.89	6.2	6.51	200	1	200	1	1	3	12.4	0.1	765
1N5342B	1N5342B	6.46	6.8	7.14	175	1	200	1	10	5.2	11.5	0.15	700
1N5343B	1N5343B	7.13	7.5	7.88	175	1.5	200	1	10	5.7	10.7	0.15	630
1N5344B	1N5344B	7.79	8.2	8.61	150	1.5	200	1	10	6.2	10	0.2	580
1N5345B	1N5345B	8.27	8.7	9.14	150	2	200	1	10	6.6	9.5	0.2	545
1N5346B	1N5346B	8.65	9.1	9.56	150	2	150	1	7.5	6.9	9.2	0.22	520
1N5347B	1N5347B	9.50	10	10.5	125	2	125	1	5	7.6	8.6	0.22	475
1N5348B	1N5348B	10.45	11	11.55	125	2.5	125	1	5	8.4	8.0	0.25	430
1N5349B	1N5349B	11.4	12	12.6	100	2.5	125	1	2	9.1	7.5	0.25	395
1N5350B	1N5350B	12.35	13	13.65	100	2.5	100	1	1	9.9	7.0	0.25	365
1N5351B	1N5351B	13.3	14	14.7	100	2.5	75	1	1	10.6	6.7	0.25	340
1N5352B	1N5352B	14.25	15	15.75	75	2.5	75	1	1	11.5	6.3	0.25	315
1N5353B	1N5353B	15.2	16	16.8	75	2.5	<i>75</i>	1	1	12.2	6.0	0.3	295
1N5354B	1N5354B	16.15	17	17.85	70	2.5	75	1	0.5	12.9	5.8	0.35	280
1N5355B	1N5355B	17.1	18	18.9	65	2.5	75	1	0.5	13.7	5.5	0.4	264
1N5356B	1N5356B	18.05	19	19.95	65	3	75	1	0.5	14.4	5.3	0.4	250
1N5357B	1N5357B	19	20	21	65	3	75	1	0.5	15.2	5.1	0.4	237
1N5358B	1N5358B	20.9	22	23.1	50	3.5	<i>75</i>	1	0.5	16.7	4.7	0.45	216
1N5359B	1N5359B	22.8	24	25.2	50	3.5	100	1	0.5	18.2	4.4	0.55	198
1N5360B	1N5360B	23.75	25	26.25	50	4	110	1	0.5	19	4.3	0.55	190
1N5361B	1N5361B	25.65	27	28.35	50	5	120	1	0.5	20.6	4.1	0.6	176
1N5362B	1N5362B	26.6	28	29.4	50	6	130	1	0.5	21.2	3.9	0.6	170

1. TOLERANCE AND TYPE NUMBER DESIGNATION

The JEDEC type numbers shown indicate a tolerance of $\pm 5\%$.

2. ZENER VOLTAGE (V_z) and IMPEDANCE (I_{ZT} and I_{ZK})

Test conditions for zener voltage and impedance are as follows: I_Z is applied 40 ±10 ms prior to reading. Mounting contacts are located 3/8" to 1/2" from the inside edge of mounting clips to the body of the diode ($I_A = 25^{\circ}C + 8^{\circ}C, -2^{\circ}C$).

3. SURGE CURRENT (IR)

Surge current is specified as the maximum allowable peak, non–recurrent square—wave current with a pulse width, PW, of 8.3 ms. The data given in Figure 6 may be used to find the maximum surge current for a square wave of any pulse width between 1 ms and 1000 ms by plotting the applicable points on logarithmic paper. Examples of this, using the 3.3 V and 200 V zener are shown in Figure 7. Mounting contact located as specified in Note 2 ($T_A = 25^{\circ}C + 8^{\circ}C, -2^{\circ}C$).

4. VOLTAGE REGULATION (ΔV_Z)

The conditions for voltage regulation are as follows: V_Z measurements are made at 10% and then at 50% of the I_Z max value listed in the electrical characteristics table. The test current time duration for each V_Z measurement is 40 ±10 ms. Mounting contact located as specified in Note 2 ($T_A = 25^{\circ}\text{C} + 8^{\circ}\text{C}, -2^{\circ}\text{C}$).

5. MAXIMUM REGULATOR CURRENT (IZM)

The maximum current shown is based on the maximum voltage of a 5% type unit, therefore, it applies only to the B–suffix device. The actual I_{ZM} for any device may not exceed the value of 5 watts divided by the actual V_Z of the device. $T_L = 75^{\circ}C$ at 3/8" maximum from the device body.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted, V_F = 1.2 V Max @ I_F = 1.0 A for all types)

		Zen	er Volta	ı ge (Not	e 7.)	Zener Impedance (Note 7.)			Leaka Curre	U	I _R	ΔV _Z	I _{ZM}
Device	Device	٧	z (Volts	s)	@ l _{ZT}	Z _{ZT} @ I _{ZT}	$z_{z_K} @ I_{z_K}$	I_{ZK}	I _R @	V_R	(Note 8.)	(Note 9.)	(Note 10.)
(Note 6.)	Marking	Min	Nom	Max	mA	Ω	Ω	μΑ	μ Α Max	Volts	Α	Volts	mA
1N5363B	1N5363B	28.5	30	31.5	40	8	140	1	0.5	22.8	3.7	0.6	158
1N5364B	1N5364B	31.35	33	34.65	40	10	150	1	0.5	25.1	3.5	0.6	144
1N5365B	1N5365B	34.2	36	37.8	30	11	160	1	0.5	27.4	3.5	0.65	132
1N5366B	1N5366B	37.05	39	40.95	30	14	170	1	0.5	29.7	3.1	0.65	122
1N5367B	1N5367B	40.85	43	45.15	30	20	190	1	0.5	32.7	2.8	0.7	110
1N5368B	1N5368B	44.65	47	49.35	25	25	210	1	0.5	35.8	2.7	0.8	100
1N5369B	1N5369B	48.45	51	53.55	25	27	230	1	0.5	38.8	2.5	0.9	93
1N5370B	1N5370B	53.2	56	58.8	20	35	280	1	0.5	42.6	2.3	1.0	86
1N5371B	1N5371B	57	60	63	20	40	350	1	0.5	45.5	2.2	1.2	79
1N5372B	1N5372B	58.9	62	65.1	20	42	400	1	0.5	47.1	2.1	1.35	76
1N5373B	1N5373B	64.6	68	71.4	20	44	500	1	0.5	51.7	2.0	1.52	70
1N5374B	1N5374B	71.25	75	78.75	20	45	620	1	0.5	56	1.9	1.6	63
1N5375B	1N5375B	77.9	82	86.1	15	65	720	1	0.5	62.2	1.8	1.8	58
1N5376B	1N5376B	82.65	87	91.35	15	75	760	1	0.5	66	1.7	2.0	54.5
1N5377B	1N5377B	86.45	91	95.55	15	75	760	1	0.5	69.2	1.6	2.2	52.5
1N5378B	1N5378B	95	100	105	12	90	800	1	0.5	76	1.5	2.5	47.5
1N5379B	1N5379B	104.5	110	115.5	12	125	1000	1	0.5	83.6	1.4	2.5	43
1N5380B	1N5380B	114	120	126	10	170	1150	1	0.5	91.2	1.3	2.5	39.5
1N5381B	1N5381B	123.5	130	136.5	10	190	1250	1	0.5	98.8	1.2	2.5	36.6
1N5382B	1N5382B	133	140	147	8	230	1500	1	0.5	106	1.2	2.5	34
1N5383B	1N5383B	142.5	150	157.5	8	330	1500	1	0.5	114	1.1	3.0	31.6
1N5384B	1N5384B	152	160	168	8	350	1650	1	0.5	122	1.1	3.0	29.4
1N5385B	1N5385B	161.5	170	178.5	8	380	1750	1	0.5	129	1.0	3.0	28
1N5386B	1N5386B	171	180	189	5	430	1750	1	0.5	137	1.0	4.0	26.4
1N5387B	1N5387B	180.5	190	199.5	5	450	1850	1	0.5	144	0.9	5.0	25
1N5388B	1N5388B	190	200	210	5	480	1850	1	0.5	152	0.9	5.0	23.6

6. TOLERANCE AND TYPE NUMBER DESIGNATION

The JEDEC type numbers shown indicate a tolerance of $\pm 5\%$.

7. ZENER VOLTAGE (Vz) and IMPEDANCE (IzT and IzK)

Test conditions for zener voltage and impedance are as follows: I_Z is applied 40 ±10 ms prior to reading. Mounting contacts are located 3/8" to 1/2" from the inside edge of mounting clips to the body of the diode ($T_A = 25^{\circ}\text{C} + 8^{\circ}\text{C}, -2^{\circ}\text{C}$).

8. SURGE CURRENT (IR)

Surge current is specified as the maximum allowable peak, non–recurrent square—wave current with a pulse width, PW, of 8.3 ms. The data given in Figure 6 may be used to find the maximum surge current for a square wave of any pulse width between 1 ms and 1000 ms by plotting the applicable points on logarithmic paper. Examples of this, using the 3.3 V and 200 V zener are shown in Figure 7. Mounting contact located as specified in Note 7 ($T_A = 25^{\circ}C + 8^{\circ}C, -2^{\circ}C$).

9. VOLTAGE REGULATION (ΔV_Z)

The conditions for voltage regulation are as follows: V_Z measurements are made at 10% and then at 50% of the I_Z max value listed in the electrical characteristics table. The test current time duration for each V_Z measurement is 40 ±10 ms. Mounting contact located as specified in Note 7 ($T_A = 25^{\circ}\text{C} + 8^{\circ}\text{C}, -2^{\circ}\text{C}$).

10. MAXIMUM REGULATOR CURRENT (I_{ZM})

The maximum current shown is based on the maximum voltage of a 5% type unit, therefore, it applies only to the B–suffix device. The actual I_{ZM} for any device may not exceed the value of 5 watts divided by the actual V_Z of the device. $T_L = 75^{\circ}C$ at 3/8" maximum from the device body.




Figure 1. Power Temperature Derating Curve

TEMPERATURE COEFFICIENTS




Figure 2. Temperature Coefficient-Range for Units 3 to 10 Volts

Figure 3. Temperature Coefficient-Range for Units 10 to 220 Volts




Figure 4. Typical Thermal Response L, Lead Length = 3/8 Inch




Figure 5. Typical Thermal Resistance




Figure 6. Maximum Non-Repetitive Surge Current versus Nominal Zener Voltage (See Note 3)




Figure 7. Peak Surge Current versus Pulse Width (See Note 3)




Figure 8. Zener Voltage versus Zener Current $V_Z = 3.3 \text{ thru } 10 \text{ Volts}$

1N5333B Series




Figure 9. Zener Voltage versus Zener Current $V_Z = 11$ thru 75 Volts

Figure 10. Zener Voltage versus Zener Current V_Z = 82 thru 200 Volts

APPLICATION NOTE

Since the actual voltage available from a given zener diode is temperature dependent, it is necessary to determine junction temperature under any set of operating conditions in order to calculate its value. The following procedure is recommended:

Lead Temperature, T_L, should be determined from:

$$T_L = \theta_{LA} P_D + T_A$$

 θ_{LA} is the lead-to-ambient thermal resistance and P_D is the power dissipation.

Junction Temperature, T_J, may be found from:

$$\mathsf{T}_\mathsf{J} = \mathsf{T}_\mathsf{L} + \Delta \mathsf{T}_\mathsf{JL}$$

 ΔT_{JL} is the increase in junction temperature above the lead temperature and may be found from Figure 4 for a train of power pulses or from Figure 5 for dc power.

$$\Delta T_{JL} = \theta_{JL} P_D$$

For worst-case design, using expected limits of I_Z , limits of P_D and the extremes of T_J (ΔT_J) may be estimated. Changes in voltage, V_Z , can then be found from:

$$\Delta V = \theta_{VZ} \Delta T_{J}$$

 θ_{VZ} , the zener voltage temperature coefficient, is found from Figures 2 and 3.

Under high power-pulse operation, the zener voltage will vary with time and may also be affected significantly by the zener resistance. For best regulation, keep current excursions as low as possible.

Data of Figure 4 should not be used to compute surge capability. Surge limitations are given in Figure 6. They are lower than would be expected by considering only junction temperature, as current crowding effects cause temperatures to be extremely high in small spots resulting in device degradation should the limits of Figure 6 be exceeded.

CHAPTER 7 Zener Voltage Regulator Diodes – Surface Mounted Data Sheets

Zener Voltage Regulators

200 mW SOD-323 Surface Mount

This series of Zener diodes is packaged in a SOD-323 surface mount package that has a power dissipation of 200 mW. They are designed to provide voltage regulation protection and are especially attractive in situations where space is at a premium. They are well suited for applications such as cellular phones, hand held portables, and high density PC boards.

Specification Features:

- Standard Zener Breakdown Voltage Range 2.4 V to 75 V
- Steady State Power Rating of 200 mW
- Small Body Outline Dimensions: 0.067" x 0.049" (1.7 mm x 1.25 mm)
- Low Body Height: 0.035" (0.9 mm)
- Package Weight: 4.507 mg/unit
- ESD Rating of Class 3 (>16 KV) per Human Body Model

Mechanical Characteristics:

CASE: Void-free, transfer-molded plastic

FINISH: All external surfaces are corrosion resistant

MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:

260°C for 10 Seconds

LEADS: Plated with Pb/Sn for ease of solderability **POLARITY:** Cathode indicated by polarity band

FLAMMABILITY RATING: UL94 V-0

MOUNTING POSITION: Any

MAXIMUM RATINGS


Rating	Symbol	Max	Unit
Total Device Dissipation FR–5 Board, (Note 1.) @ T _A = 25°C Derate above 25°C	P _D	200 1.5	mW mW/°C
Thermal Resistance from Junction to Ambient	$R_{\theta JA}$	635	°C/W
Junction and Storage Temperature Range	T _J , T _{stg}	-65 to +150	°C

1. FR-4 Minimum Pad



ON Semiconductor™


http://onsemi.com





SOD-323 CASE 477-02 STYLE 1

MARKING DIAGRAM



xx = Specific Device Code M = Date Code

ORDERING INFORMATION

Device †	Package	Shipping				
MM3ZxxxT1	SOD-323	3000/Tape & Reel				

DEVICE MARKING INFORMATION


See specific marking information in the device marking column of the Electrical Characteristics table on page 256 of this data sheet.

†The "T1" suffix refers to an 8 mm, 7 inch reel.

ELECTRICAL CHARACTERISTICS

 $(T_A = 25^{\circ}C \text{ unless otherwise noted,}$ $V_F = 0.9 \text{ V Max.} @ I_F = 10 \text{ mA for all types)}$

Symbol	Parameter
V _Z	Reverse Zener Voltage @ I _{ZT}
I _{ZT}	Reverse Current
Z _{ZT}	Maximum Zener Impedance @ I _{ZT}
I _{ZK}	Reverse Current
Z _{ZK}	Maximum Zener Impedance @ I _{ZK}
I _R	Reverse Leakage Current @ V _R
V_R	Reverse Voltage
IF	Forward Current
V _F	Forward Voltage @ I _F
ΘVZ	Maximum Temperature Coefficient of V _Z
С	Max. Capacitance $@V_R = 0$ and $f = 1$ MHz



ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 0.9$ V Max. @ $I_F = 10$ mA for all types)

		Zen	er Volta	ge (Note	2.)	Zene	r Imped	ance	Leakage	Current	ΘV_Z		С	
	Device	\	/ _Z (Volts)	@ l _{ZT}	Z _{ZT} @ I _{ZT}	Z _{ZK} (@ l _{zk}	I _R @	V _R	(m\	//k) _{ZT}	@ V _R = 0 f = 1 MHz	
Device	Marking	Min	Nom	Max	mA	Ω	Ω	mA	μΑ	Volts	Min	Max	pF	
MM3Z2V4T1	00	2.2	2.4	2.6	5	100	1000	0.5	50	1.0	-3.5	0	450	
MM3Z2V7T1	01	2.5	2.7	2.9	5	100	1000	0.5	20	1.0	-3.5	0	450	
MM3Z3V0T1	02	2.8	3.0	3.2	5	100	1000	0.5	10	1.0	-3.5	0	450	
MM3Z3V3T1	05	3.1	3.3	3.5	5	95	1000	0.5	5	1.0	-3.5	0	450	
MM3Z3V6T1	06	3.4	3.6	3.8	5	90	1000	0.5	5	1.0	-3.5	0	450	
MM3Z3V9T1	07	3.7	3.9	4.1	5	90	1000	0.5	3	1.0	-3.5	-2.5	450	
MM3Z4V3T1	08	4.0	4.3	4.6	5	90	1000	0.5	3	1.0	-3.5	0	450	
MM3Z4V7T1	09	4.4	4.7	5.0	5	80	800	0.5	3	2.0	-3.5	0.2	260	
MM3Z5V1T1	0A	4.8	5.1	5.4	5	60	500	0.5	2	2.0	-2.7	1.2	225	
MM3Z5V6T1	0C	5.2	5.6	6.0	5	40	200	0.5	1	2.0	-2.0	2.5	200	
MM3Z6V2T1	0E	5.8	6.2	6.6	5	10	100	0.5	3	4.0	0.4	3.7	185	
MM3Z6V8T1	0F	6.4	6.8	7.2	5	15	160	0.5	2	4.0	1.2	4.5	155	
MM3Z7V5T1	0G	7.0	7.5	7.9	5	15	160	0.5	1	5.0	2.5	5.3	140	
MM3Z8V2T1	0H	7.7	8.2	8.7	5	15	160	0.5	0.7	5.0	3.2	6.2	135	
MM3Z9V1T1	0K	8.5	9.1	9.6	5	15	160	0.5	0.2	7.0	3.8	7.0	130	
MM3Z10VT1	0L	9.4	10	10.6	5	20	160	0.5	0.1	8.0	4.5	8.0	130	
MM3Z11VT1	OM	10.4	11	11.6	5	20	160	0.5	0.1	8.0	5.4	9.0	130	
MM3Z12VT1	0N	11.4	12	12.7	5	25	80	0.5	0.1	8.0	6.0	10	130	
MM3Z13VT1	0P	12.4	13.25	14.1	5	30	80	0.5	0.1	8.0	7.0	11	120	
MM3Z15VT1	0T	14.3	15	15.8	5	30	80	0.5	0.05	10.5	9.2	13	110	
MM3Z16VT1	0U	15.3	16.2	17.1	5	40	80	0.5	0.05	11.2	10.4	14	105	
MM3Z18VT1	OW	16.8	18	19.1	5	45	80	0.5	0.05	12.6	12.4	16	100	
MM3Z20VT1	0Z	18.8	20	21.2	5	55	100	0.5	0.05	14.0	14.4	18	85	
MM3Z22VT1	10	20.8	22	23.3	5	55	100	0.5	0.05	15.4	16.4	20	85	
MM3Z24VT1	11	22.8	24.2	25.6	5	70	120	0.5	0.05	16.8	18.4	22	80	
MM3Z27VT1	12	25.1	27	28.9	2	80	300	0.5	0.05	18.9	21.4	25.3	70	
MM3Z30VT1	14	28	30	32	2	80	300	0.5	0.05	21.0	24.4	29.4	70	
MM3Z33VT1	18	31	33	35	2	80	300	0.5	0.05	23.2	27.4	33.4	70	
MM3Z36VT1	19	34	36	38	2	90	500	0.5	0.05	25.2	30.4	37.4	70	
MM3Z39VT1	20	37	39	41	2	130	500	0.5	0.05	27.3	33.4	41.2	45	
MM3Z43VT1	21	40	43	46	2	150	500	0.5	0.05	30.1	37.6	46.6	40	
MM3Z47VT1	1A	44	47	50	2	170	500	0.5	0.05	32.9	42.0	51.8	40	
MM3Z51VT1	1C	48	51	54	2	180	500	0.5	0.05	35.7	46.6	57.2	40	
MM3Z56VT1	1D	52	56	60	2	200	500	0.5	0.05	39.2	52.2	63.8	40	
MM3Z62VT1	1E	58	62	66	2	215	500	0.5	0.05	43.4	58.8	71.6	35	
MM3Z68VT1	1F	64	68	72	2	240	500	0.5	0.05	47.6	65.6	79.8	35	
MM3Z75VT1	1G	70	75	79	2	255	500	0.5	0.05	52.5	73.4	88.6	35	

^{2.} Zener voltage is measured with a pulse test current I_Z at an ambient temperature of 25°C.

Typical Characteristics




Figure 1. Effect of Zener Voltage on Zener Impedance

Figure 2. Typical Forward Voltage




Figure 3. Typical Capacitance

Figure 4. Typical Leakage Current

Typical Characteristics




Figure 5. Zener Voltage versus Zener Current (V_Z Up to 12 V)

Figure 6. Zener Voltage versus Zener Current (12 V to 75 V)




Figure 7. Steady State Power Derating

Zener Voltage Regulators

225 mW SOT-23 Surface Mount

This series of Zener diodes is offered in the convenient, surface mount plastic SOT–23 package. These devices are designed to provide voltage regulation with minimum space requirement. They are well suited for applications such as cellular phones, hand held portables, and high density PC boards.

Specification Features:

- 225 mW Rating on FR-4 or FR-5 Board
- Zener Breakdown Voltage Range 2.4 V to 75 V
- Package Designed for Optimal Automated Board Assembly
- Small Package Size for High Density Applications
- ESD Rating of Class 3 (>16 KV) per Human Body Model

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic case

FINISH: Corrosion resistant finish, easily solderable

MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:

260°C for 10 Seconds

POLARITY: Cathode indicated by polarity band

FLAMMABILITY RATING: UL94 V-0

MAXIMUM RATINGS


Rating	Symbol	Max	Unit
Total Power Dissipation on FR–5 Board, (Note 1.) @ T _A = 25°C Derated above 25°C	P _D	225 1.8	mW mW/°C
Thermal Resistance – Junction to Ambient	R_{\thetaJA}	556	°C/W
Total Power Dissipation on Alumina Substrate, (Note 2.) @ T _A = 25°C Derated above 25°C	P _D	300 2.4	mW mW/°C
Thermal Resistance – Junction to Ambient	$R_{\theta JA}$	417	°C/W
Junction and Storage Temperature Range	T _J , T _{stg}	-65 to +150	°C

- 1. $FR-5 = 1.0 \times 0.75 \times 0.62 \text{ in.}$
- 2. Alumina = 0.4 X 0.3 X 0.024 in., 99.5% alumina



ON Semiconductor™

http://onsemi.com





SOT-23 CASE 318 STYLE 8

MARKING DIAGRAM



xxx = Specific Device Code

M = Date Code

ORDERING INFORMATION

Device †	Package	Shipping				
BZX84CxxxLT1	SOT-23	3000/Tape & Reel				
BZX84CxxxLT3	SOT-23	10,000/Tape & Reel				

DEVICE MARKING INFORMATION

See specific marking information in the device marking column of the Electrical Characteristics table on page 261 of this data sheet.


Devices listed in *bold, italic* are ON Semiconductor **Preferred** devices. **Preferred** devices are recommended choices for future use and best overall value.

†The "T1" suffix refers to an 8 mm, 7 inch reel. The "T3" suffix refers to an 8 mm, 13 inch reel.

ELECTRICAL CHARACTERISTICS

(Pinout: 1-Anode, 2-No Connection, 3-Cathode) ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 0.95$ V Max. @ $I_F = 10$ mA)

Symbol	Parameter
V _Z	Reverse Zener Voltage @ I _{ZT}
I _{ZT}	Reverse Current
Z _{ZT}	Maximum Zener Impedance @ I _{ZT}
I _R	Reverse Leakage Current @ V _R
V _R	Reverse Voltage
I _F	Forward Current
V _F	Forward Voltage @ I _F
ΘVZ	Maximum Temperature Coefficient of V _Z
С	Max. Capacitance @ V _R = 0 and f = 1 MHz



ELECTRICAL CHARACTERISTICS

(Pinout: 1-Anode, 2-No Connection, 3-Cathode) ($T_A = 25$ °C unless otherwise noted, $V_F = 0.90$ V Max. @ $I_F = 10$ mA)

		@	z ₁ (Volts z _{T1} = 5 (Note 3.)	mΑ	Z _{ZT1}	V _{Z2} (\ @ I _{ZT2} : (Note	= 1 mA	Z _{ZT2} (Ohms)	V _{Z3} (\ @ I _{ZT3} = (Not	= 20 mA	Z _{ZT3}	Max Re Leak Curi	cage	θ _\ (m\ @ l _{ZT1}	//k)	C (=E)
Device	Device Marking	Min	Nom	Max	(Ohms) @ l _{ZT1} = 5 mA	Min	Max	@ I _{ZT2} = 1 mA (Note 4.)	Min	Max	(Ohms) @ l _{ZT3} = 20 mA	I _R μΑ @	V _R Volts	Min	Max	C (pF) @ V _R = 0 f = 1 MHz
BZX84C2V4LT1	Z11	2.2	2.4	2.6	100	1.7	2.1	600	2.6	3.2	50	50	1	-3.5	0	450
BZX84C2V7LT1	Z12	2.5	2.7	2.9	100	1.9	2.4	600	3	3.6	50	20	1	-3.5	0	450
BZX84C3V0LT1	Z13	2.8	3	3.2	95	2.1	2.7	600	3.3	3.9	50	10	1	-3.5	0	450
BZX84C3V3LT1	Z14	3.1	3.3	3.5	95	2.3	2.9	600	3.6	4.2	40	5	1	-3.5	0	450
BZX84C3V6LT1	Z15	3.4	3.6	3.8	90	2.7	3.3	600	3.9	4.5	40	5	1	-3.5	0	450
BZX84C3V9LT1	Z16	3.7	3.9	4.1	90	2.9	3.5	600	4.1	4.7	30	3	1	-3.5	-2.5	450
BZX84C4V3LT1	W9	4	4.3	4.6	90	3.3	4	600	4.4	5.1	30	3	1	-3.5	0	450
BZX84C4V7LT1	Z1	4.4	4.7	5	80	3.7	4.7	500	4.5	5.4	15	3	2	-3.5	0.2	260
BZX84C5V1LT1	Z2	4.8	5.1	5.4	60	4.2	5.3	480	5	5.9	15	2	2	-2.7	1.2	225
BZX84C5V6LT1	Z3	5.2	5.6	6	40	4.8	6	400	5.2	6.3	10	1	2	-2.0	2.5	200
BZX84C6V2LT1	Z4	5.8	6.2	6.6	10	5.6	6.6	150	5.8	6.8	6	3	4	0.4	3.7	185
BZX84C6V8LT1	Z5	6.4	6.8	7.2	15	6.3	7.2	80	6.4	7.4	6	2	4	1.2	4.5	155
BZX84C7V5LT1	Z6	7	7.5	7.9	15	6.9	7.9	80	7	8	6	1	5	2.5	5.3	140
BZX84C8V2LT1	Z7	7.7	8.2	8.7	15	7.6	8.7	80	7.7	8.8	6	0.7	5	3.2	6.2	135
BZX84C9V1LT1	Z8	8.5	9.1	9.6	15	8.4	9.6	100	8.5	9.7	8	0.5	6	3.8	7.0	130
BZX84C10LT1	Z 9	9.4	10	10.6	20	9.3	10.6	150	9.4	10.7	10	0.2	7	4.5	8.0	130
BZX84C11LT1	Y1	10.4	11	11.6	20	10.2	11.6	150	10.4	11.8	10	0.1	8	5.4	9.0	130
BZX84C12LT1	Y2	11.4	12	12.7	25	11.2	12.7	150	11.4	12.9	10	0.1	8	6.0	10.0	130
BZX84C13LT1	Y3	12.4	13	14.1	30	12.3	14	170	12.5	14.2	15	0.1	8	7.0	11.0	120
BZX84C15LT1	Y4	14.3	15	15.8	30	13.7	15.5	200	13.9	15.7	20	0.05	10.5	9.2	13.0	110
BZX84C16LT1	Y5	15.3	16	17.1	40	15.2	17	200	15.4	17.2	20	0.05	11.2	10.4	14.0	105
BZX84C18LT1	Y6	16.8	18	19.1	45	16.7	19	225	16.9	19.2	20	0.05	12.6	12.4	16.0	100
BZX84C20LT1	Y7	18.8	20	21.2	55	18.7	21.1	225	18.9	21.4	20	0.05	14	14.4	18.0	85
BZX84C22LT1	Y8	20.8	22	23.3	55	20.7	23.2	250	20.9	23.4	25	0.05	15.4	16.4	20.0	85
BZX84C24LT1	Y9	22.8	24	25.6	70	22.7	25.5	250	22.9	25.7	25	0.05	16.8	18.4	22.0	80
			_{Z1} Belo		Z _{ZT1} Below	V _{Z2} Below @ I _{ZT2} = 0.1 mA		Z _{ZT2} Below		Below = 10 mA	Z _{ZT3} Below	Max Re Leak Curi	cage	θ _\ (mV/k) @ l _{ZT1}	Below	C (=E)
Device	Device Marking	Min	Nom	Max	@ l _{ZT1} = 2 mA	Min	Max	@ I _{ZT4} = 0.5 mA (Note 4.)	Min	Max	@ l _{ZT3} = 10 mA	I _R @	V _R Volts	Min	Max	C (pF) @ V _R = 0 f = 1 MHz
BZX84C27LT1	Y10	25.1	27	28.9	80	25	28.9	300	25.2	29.3	45	0.05	18.9	21.4	25.3	70
BZX84C30LT1	Y11	28	30	32	80	27.8	32	300	28.1	32.4	50	0.05	21	24.4	29.4	70
BZX84C33LT1	Y12	31	33	35	80	30.8	35	325	31.1	35.4	55	0.05	23.1	27.4	33.4	70
BZX84C36LT1	Y13	34	36	38	90	33.8	38	350	34.1	38.4	60	0.05	25.2	30.4	37.4	70
BZX84C39LT1	Y14	37	39	41	130	36.7	41	350	37.1	41.5	70	0.05	27.3	33.4	41.2	45
BZX84C43LT1	Y15	40	43	46	150	39.7	46	375	40.1	46.5	80	0.05	30.1	37.6	46.6	40
BZX84C47LT1	Y16	44	47	50	170	43.7	50	375	44.1	50.5	90	0.05	32.9	42.0	51.8	40
BZX84C51LT1	Y17	48	51	54	180	47.6	54	400	48.1	54.6	100	0.05	35.7	46.6	57.2	40
BZX84C56LT1	Y18	52	56	60	200	51.5	60	425	52.1	60.8	110	0.05	39.2	52.2	63.8	40
BZX84C62LT1	Y19	58	62	66	215	57.4	66	450	58.2	67	120	0.05	43.4	58.8	71.6	35
			_				 					1	i	1	1	
BZX84C68LT1	Y20	64	68	72	240	63.4	72	475	64.2	73.2	130	0.05	47.6	65.6	79.8	35

Zener voltage is measured with a pulse test current I_Z at an ambient temperature of 25°C
 The Zener impedance, Z_{ZT2}, for the 27 through 75 volt types is tested at 0.5 mA rather than the test current of 0.1 mA used for V_{Z2}




Figure 1. Temperature Coefficients (Temperature Range -55°C to +150°C)

Figure 2. Temperature Coefficients (Temperature Range -55°C to +150°C)




Figure 3. Effect of Zener Voltage on Zener Impedance

Figure 4. Typical Forward Voltage




Figure 5. Typical Capacitance

Figure 6. Typical Leakage Current




Figure 7. Zener Voltage versus Zener Current (V_Z Up to 12 V)

Figure 8. Zener Voltage versus Zener Current (12 V to 91 V)

Zener Voltage Regulators

225 mW SOT-23 Surface Mount

This series of Zener diodes is offered in the convenient, surface mount plastic SOT–23 package. These devices are designed to provide voltage regulation with minimum space requirement. They are well suited for applications such as cellular phones, hand held portables, and high density PC boards.

Specification Features:

- 225 mW Rating on FR-4 or FR-5 Board
- Zener Voltage Range 2.4 V to 91 V
- Package Designed for Optimal Automated Board Assembly
- Small Package Size for High Density Applications
- ESD Rating of Class 3 (>16 KV) per Human Body Model

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic case

FINISH: Corrosion resistant finish, easily solderable

MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:

260°C for 10 Seconds

POLARITY: Cathode indicated by polarity band

FLAMMABILITY RATING: UL94 V-0

MAXIMUM RATINGS


Rating	Symbol	Max	Unit
Total Power Dissipation on FR–5 Board, (Note 1.) @ T _A = 25°C Derated above 25°C	P _D	225 1.8	mW mW/°C
Thermal Resistance – Junction to Ambient	R_{\thetaJA}	556	°C/W
Total Power Dissipation on Alumina Substrate, (Note 2.) @ T _A = 25°C Derated above 25°C	P _D	300 2.4	mW mW/°C
Thermal Resistance – Junction to Ambient	$R_{\theta JA}$	417	°C/W
Junction and Storage Temperature Range	T _J , T _{stg}	-65 to +150	°C

- 1. $FR-5 = 1.0 \times 0.75 \times 0.62 \text{ in.}$
- 2. Alumina = 0.4 X 0.3 X 0.024 in., 99.5% alumina



ON Semiconductor™

http://onsemi.com





SOT-23 CASE 318 STYLE 8

MARKING DIAGRAM



xxx = Specific Device Code

M = Date Code

ORDERING INFORMATION

Device †	Package	Shipping				
MMBZ52xxBLT1	SOT-23	3000/Tape & Reel				
MMBZ52xxBLT3	SOT-23	10,000/Tape & Reel				

DEVICE MARKING INFORMATION

See specific marking information in the device marking column of the Electrical Characteristics table on page 266 of this data sheet.


Devices listed in *bold, italic* are ON Semiconductor **Preferred** devices. **Preferred** devices are recommended choices for future use and best overall value.

†The "T1" suffix refers to an 8 mm, 7 inch reel. The "T3" suffix refers to an 8 mm, 13 inch reel.

ELECTRICAL CHARACTERISTICS

(Pinout: 1-Anode, 2-No Connection, 3-Cathode) ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 0.95$ V Max. @ $I_F = 10$ mA)

Symbol	Parameter
V _Z	Reverse Zener Voltage @ I _{ZT}
I _{ZT}	Reverse Current
Z _{ZT}	Maximum Zener Impedance @ I _{ZT}
I _{ZK}	Reverse Current
Z _{ZK}	Maximum Zener Impedance @ I _{ZK}
I _R	Reverse Leakage Current @ V _R
V_R	Reverse Voltage
lF	Forward Current
V _F	Forward Voltage @ I _F



ELECTRICAL CHARACTERISTICS (Pinout: 1-Anode, 2-NC, 3-Cathode) ($V_F = 0.9 \text{ V Max} \otimes I_F = 10 \text{ mA for all types.}$)

		Z	ener Volta	ge (Note 3	.)	Zene	r Impedano	Leakage Current		
	Device		V _Z (Volts)		@ I _{ZT}	Z _{ZT} @ I _{ZT}	Z _{ZK} (⊕ I _{ZK}	I _R @	V _R
Device	Marking	Min	Nom	Max	mA	Ω	Ω	mA	μΑ	Volts
MMBZ5221BLT1	18A	2.28	2.4	2.52	20	30	1200	0.25	100	1
MMBZ5222BLT1	18B	2.37	2.5	2.63	20	30	1250	0.25	100	1
MMBZ5223BLT1	18C	2.56	2.7	2.84	20	30	1300	0.25	75	1
MMBZ5224BLT1	18D	2.66	2.8	2.94	20	30	1400	0.25	75	1
MMBZ5225BLT1	18E	2.85	3	3.15	20	29	1600	0.25	50	1
MMBZ5226BLT1	8A	3.13	3.3	3.47	20	28	1600	0.25	25	1
MMBZ5227BLT1	8B	3.42	3.6	3.78	20	24	1700	0.25	15	1
MMBZ5228BLT1	8C	3.70	3.9	4.10	20	23	1900	0.25	10	1
MMBZ5229BLT1	8D	4.08	4.3	4.52	20	22	2000	0.25	5	1
MMBZ5230BLT1	8E	4.46	4.7	4.94	20	19	1900	0.25	5	2
MMBZ5231BLT1	8F	4.84	5.1	5.36	20	17	1600	0.25	5	2
MMBZ5232BLT1	8G	5.32	5.6	5.88	20	11	1600	0.25	5	3
MMBZ5233BLT1	8H	5.70	6	6.30	20	7	1600	0.25	5	3.5
MMBZ5234BLT1	8J	5.89	6.2	6.51	20	7	1000	0.25	5	4
MMBZ5235BLT1	8K	6.46	6.8	7.14	20	5	750	0.25	3	5
MMBZ5236BLT1	8L	7.12	7.5	7.88	20	6	500	0.25	3	6
MMBZ5237BLT1	8M	7.79	8.2	8.61	20	8	500	0.25	3	6.5
MMBZ5238BLT1	8N	8.26	8.7	9.14	20	8	600	0.25	3	6.5
MMBZ5239BLT1	8P	8.64	9.1	9.56	20	10	600	0.25	3	7
MMBZ5240BLT1	8 Q	9.50	10	10.50	20 20	17	600	0.25 0.25	3	8
MMBZ5241BLT1	8R	10.4	11	11.55	20	22	600	0.25	2	8.4
MMBZ5242BLT1	8 S	10.4 11.40	12	12.60	20 20	30	600	0.25 0.25	1	9.1
	<i>8</i> 5				9.5	13				
MMBZ5243BLT1		12.35	13	13.65			600	0.25	0.5	9.9
MMBZ5244BLT1	8U 8V	13.30 14.25	14 15	14.70 15.75	9 8.5	15 16	600 600	0.25 0.25	0.1 0.1	10 11
MMBZ5245BLT1	_									
MMBZ5246BLT1	8W	15.20	16	16.80	7.8	17	600	0.25	0.1	12
MMBZ5247BLT1	8X	16.15	17	17.85	7.4	19	600	0.25	0.1	13
MMBZ5248BLT1	8Y	17.10	18	18.90	7	21	600	0.25	0.1	14
MMBZ5249BLT1	8Z	18.05	19	19.95	6.6	23	600	0.25	0.1	14
MMBZ5250BLT1	81A	19.00	20	21.00	6.2	25	600	0.25	0.1	15
MMBZ5251BLT1	81B	20.90	22	23.10	5.6	29	600	0.25	0.1	17
MMBZ5252BLT1	81C	22.80	24	25.20	5.2	33	600	0.25	0.1	18
MMBZ5253BLT1	81D	23.75	25	26.25	5	35	600	0.25	0.1	19
MMBZ5254BLT1	81E	25.65	27	28.35	4.6	41	600	0.25	0.1	21
MMBZ5255BLT1	81F	26.60	28	29.40	4.5	44	600	0.25	0.1	21
MMBZ5256BLT1	81G	28.50	30	31.50	4.2	49	600	0.25	0.1	23
MMBZ5257BLT1	81H	31.35	33	34.65	3.8	58	700	0.25	0.1	25
MMBZ5258BLT1	81J	34.20	36	37.80	3.4	70	700	0.25	0.1	27
MMBZ5259BLT1	81K	37.05	39	40.95	3.2	80	800	0.25	0.1	30
MMBZ5260BLT1	81L	40.85	43	45.15	3	93	900	0.25	0.1	33
MMBZ5261BLT1	81M	44.65	47	49.35	2.7	105	1000	0.25	0.1	36
MMBZ5262BLT1	81N	48.45	51	53.55	2.5	125	1100	0.25	0.1	39
MMBZ5263BLT1	81P	53.20	56	58.80	2.2	150	1300	0.25	0.1	43
MMBZ5264BLT1	81Q	57.00	60	63.00	2.1	170	1400	0.25	0.1	46
MMBZ5265BLT1	81R	58.90	62	65.10	2	185	1400	0.25	0.1	47
MMBZ5266BLT1	81S	64.60	68	71.40	1.8	230	1600	0.25	0.1	52
MMBZ5267BLT1	81T	71.25	75	78.75	1.7	270	1700	0.25	0.1	56
MMBZ5268BLT1	81U	77.90	82	86.10	1.5	330	2000	0.25	0.1	62
	81V	82.65	87	91.35	1.4	370	2200	0.25	0.1	68
MMBZ5269BLT1	817							(1.7:)		

^{3.} Zener voltage is measured with a pulse test current I_Z at an ambient temperature of 25°C




Figure 1. Temperature Coefficients (Temperature Range -55°C to +150°C)

Figure 2. Temperature Coefficients (Temperature Range –55°C to +150°C)




Figure 3. Effect of Zener Voltage on Zener Impedance

Figure 4. Typical Forward Voltage




Figure 5. Typical Capacitance

Figure 6. Typical Leakage Current




Figure 7. Zener Voltage versus Zener Current (V_Z Up to 12 V)

Figure 8. Zener Voltage versus Zener Current (12 V to 91 V)

Zener Voltage Regulators

500 mW SOD-123 Surface Mount

Three complete series of Zener diodes are offered in the convenient, surface mount plastic SOD–123 package. These devices provide a convenient alternative to the leadless 34–package style.

Specification Features:

- 500 mW Rating on FR-4 or FR-5 Board
- Wide Zener Reverse Voltage Range 2.4 V to 110 V
- Package Designed for Optimal Automated Board Assembly
- Small Package Size for High Density Applications
- General Purpose, Medium Current
- ESD Rating of Class 3 (>16 KV) per Human Body Model

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic case

FINISH: Corrosion resistant finish, easily solderable

MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:

260°C for 10 Seconds

POLARITY: Cathode indicated by polarity band

FLAMMABILITY RATING: UL94 V-0

MAXIMUM RATINGS


Rating	Symbol	Max	Unit
Total Power Dissipation on FR–5 Board, (Note 1.) @ T _L = 75°C Derated above 75°C	P _D	500 6.7	mW mW/°C
Thermal Resistance – Junction to Ambient (Note 2.)	$R_{ heta JA}$	340	°C/W
Thermal Resistance – Junction to Lead (Note 2.)	$R_{ heta JL}$	150	°C/W
Junction and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C

- 1. $FR-5 = 3.5 \times 1.5$ inches, using the ON minimum recommended footprint
- 2. Thermal Resistance measurement obtained via infrared Scan Method



ON Semiconductor™


http://onsemi.com





SOD-123 CASE 425 STYLE 1

MARKING DIAGRAM



xx = Specific Device CodeM = Date Code

ORDERING INFORMATION

Device [†]	Package	Shipping		
MMSZ52xxBT1	SOD-123	3000/Tape & Reel		
MMSZ52xxBT3	SOD-123	10,000/Tape & Reel		

DEVICE MARKING INFORMATION


See specific marking information in the device marking column of the Electrical Characteristics table on page 271 of this data sheet.

Devices listed in *bold, italic* are ON Semiconductor **Preferred** devices. **Preferred** devices are recommended choices for future use and best overall value.

†The "T1" suffix refers to an 8 mm, 7 inch reel. The "T3" suffix refers to an 8 mm, 13 inch reel.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 0.95$ V Max. @ $I_F = 10$ mA)

Symbol	Parameter
VZ	Reverse Zener Voltage @ I _{ZT}
I _{ZT}	Reverse Current
Z _{ZT}	Maximum Zener Impedance @ I _{ZT}
I _{ZK}	Reverse Current
Z _{ZK}	Maximum Zener Impedance @ I _{ZK}
I _R	Reverse Leakage Current @ V _R
V _R	Reverse Voltage
lF	Forward Current
V _F	Forward Voltage @ I _F



ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 0.9 \text{ V Max.}$ @ $I_F = 10 \text{ mA}$)

		Zene	r Voltage (Notes 3. ar	nd 4.)	Zener Imp	edance (N	lote 5.)	Leakage Current	
	Device		V _Z (Volts)		@ I _{ZT}	Z _{ZT} @ I _{ZT}	Z _{ZK} (@ I _{ZK}	I _R @	V _R
Device	Marking	Min	Nom	Max	mA	Ω	Ω	mA	μΑ	Volts
MMSZ5221BT1	C1	2.28	2.4	2.52	20	30	1200	0.25	100	1
MMSZ5222BT1	C2	2.38	2.5	2.63	20	30	1250	0.25	100	1
MMSZ5223BT1	C3	2.57	2.7	2.84	20	30	1300	0.25	75	1
MMSZ5224BT1	C4	2.66	2.8	2.94	20	30	1400	0.25	75	1
MMSZ5225BT1	C5	2.85	3.0	3.15	20	29	1600	0.25	50	1
MMSZ5226BT1	D1	3.14	3.3	3.47	20	28	1600	0.25	25	1
MMSZ5227BT1	D2	3.42	3.6	3.78	20	24	1700	0.25	15	1
MMSZ5228BT1	D3	3.71	3.9	4.10	20	23	1900	0.25	10	1
MMSZ5229BT1	D4	4.09	4.3	4.52	20	22	2000	0.25	5	1
MMSZ5230BT1	D5	4.47	4.7	4.94	20	19	1900	0.25	5	2
MMSZ5231BT1	E1	4.85	5.1	5.36	20	17	1600	0.25	5	2
MMSZ5232BT1	E2	5.32	5.6	5.88	20	11	1600	0.25	5	3
MMSZ5233BT1	E3	5.70	6.0	6.30	20	7	1600	0.25	5	3.5
MMSZ5234BT1	E4	5.89	6.2	6.51	20	7	1000	0.25	5	4
MMSZ5235BT1	E5	6.46	6.8	7.14	20	5	750	0.25	3	5
MMSZ5236BT1	F1	7.13	7.5	7.88	20	6	500	0.25	3	6
MMSZ5237BT1	F2	7.79	8.2	8.61	20	8	500	0.25	3	6.5
MMSZ5238BT1	F3	8.27	8.7	9.14	20	8	600	0.25	3	6.5
MMSZ5239BT1	F4	8.65	9.1	9.56	20	10	600	0.25	3	7
MMSZ5240BT1	F5	9.50	10	10.50	20	17	600	0.25	3	8
MMSZ5241BT1	H1	10.45	11	11.55	20	22	600	0.25	2	8.4
MMSZ5241BT1	H2	10.43 11.40	12	11.55 12.60	20	30	600	0.25 0.25	1	9.1
MMSZ5242BT1 MMSZ5243BT1	H3	12.35	13	13.65	9.5	13	600	0.25	0.5	9.9
MMSZ5244BT1	H4	13.30	14	14.70	9.0	15	600	0.25	0.1	10
MMSZ5245BT1	H5	14.25	15	15.75	8.5	16	600	0.25	0.1	11
MMSZ5246BT1	J1	15.20	16	16.80	7.8	17	600	0.25	0.1	12
MMSZ5247BT1	J2	16.15	17	17.85	7.4	19	600	0.25	0.1	13
MMSZ5248BT1	J3	17.10	18	18.90	7.0	21	600	0.25	0.1	14
MMSZ5249BT1	J4	18.05	19	19.95	6.6	23	600	0.25	0.1	14
MMSZ5250BT1	J5	19.00	20	21.00	6.2	25	600	0.25	0.1	15
MMSZ5251BT1	K1	20.90	22	23.10	5.6	29	600	0.25	0.1	17
MMSZ5257BT1	K2	20.90 22.80	22 24	25.10	5.0 5.2	33	600	0.25 0.25	0.1 0.1	18
MMSZ5252BT1 MMSZ5253BT1	K3	23.75	25	26.25	5.0	35 35	600	0.25	0.1	19
MMSZ5253BT1	K4	25.65	27	28.35	4.6	41	600	0.25	0.1	21
MMSZ5255BT1	K5	26.60	28	29.40	4.5	44	600	0.25	0.1	21
MMSZ5256BT1	M1	28.50	30	31.50	4.2	49	600	0.25	0.1	23
MMSZ5257BT1	M2	31.35	33	34.65	3.8	58 70	700 700	0.25	0.1	25 27
MMSZ5258BT1 MMSZ5259BT1	M3 M4	34.20 37.05	36 39	37.80 40.95	3.4 3.2	70 80	700 800	0.25 0.25	0.1 0.1	27 30
MMSZ5259BT1	M5	40.85	39 43	40.95 45.15	3.2	93	900	0.25 0.25		33
									0.1	
MMSZ5261BT1	<i>N</i> 1	44.65	47	49.35	2.7	105	1000	0.25	0.1	36
MMSZ5262BT1	N2	48.45	51 56	53.55	2.5	125	1100	0.25	0.1	39
MMSZ5263BT1	N3	53.20	56 60	58.80	2.2	150	1300	0.25	0.1	43
MMSZ5264BT1 MMSZ5265BT1	N4	57.00	60	63.00	2.1	170	1400	0.25	0.1	46 47
	N5	58.90	62	65.10	2.0	185	1400	0.25	0.1	47
MMSZ5266BT1	P1	64.60	68	71.40	1.8	230	1600	0.25	0.1	52
MMSZ5267BT1	P2	71.25	75	78.75	1.7	270	1700	0.25	0.1	56
MMSZ5268BT1	P3	77.90	82	86.10	1.5	330	2000	0.25	0.1	62
MMSZ5269BT1	P4	82.65	87	91.35	1.4	370	2200	0.25	0.1	68
MMSZ5270BT1	P5	86.45	91	95.55	1.4	400	2300	0.25	0.1	69
MMSZ5272BT1	R2	104.5	110	115.5	1.1	750	3000	0.25	0.1	84

The type numbers shown have a standard tolerance of ±5% on the nominal Zener voltage.
 Nominal Zener voltage is measured with the device junction in thermal equilibrium at T_L = 30°C ±1°C
 Z_{ZT} and Z_{ZK} are measured by dividing the AC voltage drop across the device by the ac current applied. The specified limits are for I_{Z(AC)} = 0.1 I_{Z(dc)} with the AC frequency = 1 KHz.




Figure 1. Temperature Coefficients (Temperature Range -55°C to +150°C)

Figure 2. Temperature Coefficients (Temperature Range –55°C to +150°C)




Figure 3. Steady State Power Derating

Figure 4. Maximum Nonrepetitive Surge Power




Figure 5. Effect of Zener Voltage on Zener Impedance

Figure 6. Typical Forward Voltage




Figure 7. Typical Capacitance

Figure 8. Typical Leakage Current




Figure 9. Zener Voltage versus Zener Current (V_Z Up to 12 V)

Figure 10. Zener Voltage versus Zener Current (12 V to 91 V)

Zener Voltage Regulators

500 mW SOD-123 Surface Mount

Three complete series of Zener diodes are offered in the convenient, surface mount plastic SOD-123 package. These devices provide a convenient alternative to the leadless 34-package style.

Specification Features:

- 500 mW Rating on FR-4 or FR-5 Board
- Wide Zener Reverse Voltage Range 1.8 V to 43 V
- Package Designed for Optimal Automated Board Assembly
- Small Package Size for High Density Applications
- ESD Rating of Class 3 (>16 KV) per Human Body Model

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic case

FINISH: Corrosion resistant finish, easily solderable

MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:

260°C for 10 Seconds

POLARITY: Cathode indicated by polarity band

FLAMMABILITY RATING: UL94 V-0

MAXIMUM RATINGS


Rating	Symbol	Max	Unit
Total Power Dissipation on FR–5 Board, (Note 1.) @ T _L = 75°C Derated above 75°C	P _D	500 6.7	mW mW/°C
Thermal Resistance – Junction to Ambient (Note 2.)	$R_{ heta JA}$	340	°C/W
Thermal Resistance – Junction to Lead (Note 2.)	$R_{ heta JL}$	150	°C/W
Junction and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C

- 1. FR-5 = 3.5 X 1.5 inches, using the ON minimum recommended footprint
- 2. Thermal Resistance measurement obtained via infrared Scan Method



ON Semiconductor™


http://onsemi.com





SOD-123 CASE 425 STYLE 1

MARKING DIAGRAM



xx = Specific Device Code M = Date Code

ORDERING INFORMATION

Device [†]	Package	Shipping		
MMSZ4xxxT1	SOD-123	3000/Tape & Reel		
MMSZ4xxxT3	SOD-123	10,000/Tape & Reel		

DEVICE MARKING INFORMATION


See specific marking information in the device marking column of the Electrical Characteristics table on page 276 of this data sheet.

Devices listed in *bold, italic* are ON Semiconductor **Preferred** devices. **Preferred** devices are recommended choices for future use and best overall value.

†The "T1" suffix refers to an 8 mm, 7 inch reel. The "T3" suffix refers to an 8 mm, 13 inch reel.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 0.95$ V Max. @ $I_F = 10$ mA)

Symbol	Parameter				
VZ	Reverse Zener Voltage @ I _{ZT}				
I _{ZT}	Reverse Current				
I _R	Reverse Leakage Current @ V _R				
V_R	Reverse Voltage				
I _F	Forward Current				
V _F	Forward Voltage @ I _F				



ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 0.9 \text{ V Max.}$ @ $I_F = 10 \text{ mA}$)

			Zener Volta	ge (Notes 3.)		Leakage	Leakage Current		
	Device		V _Z (Volts)		@ I _{ZT}	I _R @	I _R @ V _R		
Device	Marking	Min	Nom	Max	μΑ	μΑ	Volts		
MMSZ4678T1	CC	1.71	1.8	1.89	50	7.5	1		
MMSZ4679T1	CD	1.90	2.0	2.10	50	5	1		
MMSZ4680T1	CE	2.09	2.2	2.31	50	4	1		
MMSZ4681T1	CF	2.28	2.4	2.52	50	2	1		
MMSZ4682T1	CH	2.565	2.7	2.835	50	1	1		
MMSZ4683T1	CJ	2.85	3.0	3.15	50	8.0	1		
MMSZ4684T1	CK	3.13	3.3	3.47	50	7.5	1.5		
MMSZ4685T1	СМ	3.42	3.6	3.78	50	7.5	2		
MMSZ4686T1	CN	3.70	3.9	4.10	50	5	2		
MMSZ4687T1	CP	4.09	4.3	4.52	50	4	2		
MMSZ4688T1	СТ	4.47	4.7	4.94	50	10	3		
MMSZ4689T1	CU	4.85	5.1	5.36	50	10	3		
MMSZ4690T1	CV	5.32	5.6	5.88	50	10	4		
MMSZ4691T1	CA	5.89	6.2	6.51	50	10	5		
MMSZ4692T1	CX	6.46	6.8	7.14	50	10	5.1		
MMSZ4693T1	CY	7.13	7.5	7.88	50	10	5.7		
MMSZ4694T1	CZ	7.79	8.2	8.61	50	1	6.2		
MMSZ4695T1	DC	8.27	8.7	9.14	50	1	6.6		
MMSZ4696T1	DD	8.65	9.1	9.56	50	1	6.9		
MMSZ4697T1	DE	9.50	10	10.50	50	1	7.6		
MMSZ4698T1	DF	10.45	11	11.55	50	0.05	8.4		
MMSZ4699T1	DH	11.40	12	12.60	50	0.05	9.1		
MMSZ4700T1	DJ	12.35	13	13.65	50	0.05	9.8		
MMSZ4701T1	DK	13.30	14	14.70	50	0.05	10.6		
MMSZ4702T1	DM	14.25	15	15.75	50	0.05	11.4		
MMSZ4703T1	DN	15.20	16	16.80	50	0.05	12.1		
MMSZ4704T1	DP	16.15	17	17.85	50	0.05	12.9		
MMSZ4705T1	DT	17.10	18	18.90	50	0.05	13.6		
MMSZ4706T1	DU	18.05	19	19.95	50	0.05	14.4		
MMSZ4707T1	DV	19.00	20	21.00	50	0.01	15.2		
MMSZ4708T1	DA	20.90	22	23.10	50	0.01	16.7		
MMSZ4709T1	DX	22.80	24	25.20	50	0.01	18.2		
MMSZ4710T1	DY	23.75	25	26.25	50	0.01	19.0		
MMSZ4711T1	EA	25.65	27	28.35	50	0.01	20.4		
MMSZ4712T1	EC	26.60	28	29.40	50	0.01	21.2		
MMSZ4713T1	ED	28.50	30	31.50	50	0.01	22.8		
MMSZ4714T1	EE	31.35	33	34.65	50	0.01	25.0		
MMSZ4715T1	EF	34.20	36	37.80	50	0.01	27.3		
MMSZ4716T1	EH	37.05	39	40.95	50	0.01	29.6		
MMSZ4717T1	EJ	40.85	43	45.15	50	0.01	32.6		

^{3.} Nominal Zener voltage is measured with the device junction in thermal equilibrium at $T_L = 30^{\circ}C \pm 1^{\circ}C$




Figure 1. Temperature Coefficients (Temperature Range -55°C to +150°C)

Figure 2. Temperature Coefficients (Temperature Range –55°C to +150°C)




Figure 3. Steady State Power Derating

Figure 4. Maximum Nonrepetitive Surge Power




Figure 5. Effect of Zener Voltage on Zener Impedance

Figure 6. Typical Forward Voltage




Figure 7. Typical Capacitance

Figure 8. Typical Leakage Current




Figure 9. Zener Voltage versus Zener Current (V_Z Up to 12 V)

Figure 10. Zener Voltage versus Zener Current (12 V to 91 V)

Zener Voltage Regulators

500 mW SOD-123 Surface Mount

Three complete series of Zener diodes are offered in the convenient, surface mount plastic SOD–123 package. These devices provide a convenient alternative to the leadless 34–package style.

Specification Features:

- 500 mW Rating on FR-4 or FR-5 Board
- Wide Zener Reverse Voltage Range 2.4 V to 56 V
- Package Designed for Optimal Automated Board Assembly
- Small Package Size for High Density Applications
- ESD Rating of Class 3 (>16 KV) per Human Body Model

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic case

FINISH: Corrosion resistant finish, easily solderable

MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:

260°C for 10 Seconds

POLARITY: Cathode indicated by polarity band

FLAMMABILITY RATING: UL94 V-0

MAXIMUM RATINGS


Rating	Symbol	Max	Unit
Total Power Dissipation on FR–5 Board, (Note 1.) @ T _L = 75°C Derated above 75°C	P _D	500 6.7	mW mW/°C
Thermal Resistance – Junction to Ambient (Note 2.)	$R_{ heta JA}$	340	°C/W
Thermal Resistance – Junction to Lead (Note 2.)	$R_{ heta JL}$	150	°C/W
Junction and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C

- 1. FR-5 = 3.5 X 1.5 inches, using the ON minimum recommended footprint
- 2. Thermal Resistance measurement obtained via infrared Scan Method



ON Semiconductor™


http://onsemi.com





SOD-123 CASE 425 STYLE 1

MARKING DIAGRAM



xx = Specific Device Code M = Date Code

ORDERING INFORMATION

Device †	Package	Shipping
MMSZxxxT1	SOD-123	3000/Tape & Reel
MMSZxxxT3	SOD-123	10,000/Tape & Reel

DEVICE MARKING INFORMATION


See specific marking information in the device marking column of the Electrical Characteristics table on page 280 of this data sheet.

Devices listed in *bold, italic* are ON Semiconductor **Preferred** devices. **Preferred** devices are recommended choices for future use and best overall value.

†The "T1" suffix refers to an 8 mm, 7 inch reel. The "T3" suffix refers to an 8 mm, 13 inch reel.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}\text{C}$ unless otherwise noted, $V_F = 0.95 \text{ V}$ Max. @ $I_F = 10 \text{ mA}$)

Symbol	Parameter
VZ	Reverse Zener Voltage @ I _{ZT}
I _{ZT}	Reverse Current
Z _{ZT}	Maximum Zener Impedance @ I _{ZT}
I _R	Reverse Leakage Current @ V _R
V _R	Reverse Voltage
I _F	Forward Current
V _F	Forward Voltage @ I _F



ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 0.9 \text{ V Max.} \ @ I_F = 10 \text{ mA}$)

		V _{Z1} (Volts) (Notes 3. and 4.)		Z _{ZT1} (Note 5.)	V _{Z2} (Vo (Notes 3. a		Z_{ZT2} (Note 5.)	Leakage	Current		
	Device		@ l _{ZT1}	= 5 mA		@	l _{ZT2} = 1 m	A	I _R @ V _R		
Device	Marking	Min	Nom	Max	Ω	Min	Max	Ω	μА	Volts	
MMSZ2V4T1	T1	2.28	2.4	2.52	100	1.7	2.1	600	50	1	
MMSZ2V7T1	T2	2.57	2.7	2.84	100	1.9	2.4	600	20	1	
MMSZ3V0T1	T3	2.85	3.0	3.15	95	2.1	2.7	600	10	1	
MMSZ3V3T1	T4	3.14	3.3	3.47	95	2.3	2.9	600	5	1	
MMSZ3V6T1	T5	3.42	3.6	3.78	90	2.7	3.3	600	5	1	
MMSZ3V9T1	U1	3.71	3.9	4.10	90	2.9	3.5	600	3	1	
MMSZ4V3T1	U2	4.09	4.3	4.52	90	3.3	4.0	600	3	1	
MMSZ4V7T1	U3	4.47	4.7	4.94	80	3.7	4.7	500	3	2	
MMSZ5V1T1	U4	4.85	5.1	5.36	60	4.2	5.3	480	2	2	
MMSZ5V6T1	U5	5.32	5.6	5.88	40	4.8	6.0	400	1	2	
MMSZ6V2T1	V1	5.89	6.2	6.51	10	5.6	6.6	150	3	4	
MMSZ6V8T1	V2	6.46	6.8	7.14	15	6.3	7.2	80	2	4	
MMSZ7V5T1	V3	7.13	7.5	7.88	15	6.9	7.9	80	1	5	
MMSZ8V2T1	V4	7.79	8.2	8.61	15	7.6	8.7	80	0.7	5	
MMSZ9V1T1	V5	8.65	9.1	9.56	15	8.4	9.6	100	0.5	6	
MMSZ10T1	A1	9.50	10	10.50	20	9.3	10.6	150	0.2	7	
MMSZ11T1	A2	10.45	11	11.55	20	10.2	11.6	150	0.1	8	
MMSZ12T1	А3	11.40	12	12.60	25	11.2	12.7	150	0.1	8	
MMSZ13T1	A4	12.35	13	13.65	30	12.3	14.0	170	0.1	8	
MMSZ15T1	A5	14.25	15	15.75	30	13.7	15.5	200	0.05	10.5	
MMSZ16T1	X1	15.20	16	16.80	40	15.2	17.0	200	0.05	11.2	
MMSZ18T1	X2	17.10	18	18.90	45	16.7	19.0	225	0.05	12.6	
MMSZ20T1	Х3	19.00	20	21.00	55	18.7	21.1	225	0.05	14	
MMSZ22T1	X4	20.90	22	23.10	55	20.7	23.2	250	0.05	15.4	
MMSZ24T1	X5	22.80	24	25.20	70	22.7	25.5	250	0.05	16.8	
MMSZ27T1	Y1	25.65	27	28.35	80	25	28.9	300	0.05	18.9	
MMSZ30T1	Y2	28.50	30	31.50	80	27.8	32	300	0.05	21	
MMSZ33T1	Y3	31.35	33	34.65	80	30.8	35	325	0.05	23.1	
MMSZ36T1	Y4	34.20	36	37.80	90	33.8	38	350	0.05	25.2	
MMSZ39T1	Y5	37.05	39	40.95	130	36.7	41	350	0.05	27.3	
MMSZ43T1	Z1	40.85	43	45.15	150	39.7	46	375	0.05	30.1	
MMSZ51T1	Z3	48.45	51	53.55	180	47.6	54	400	0.05	35.7	
MMSZ56T1	Z4	53.20	56	58.80	200	51.5	60	425	0.05	39.2	

- 3. The type numbers shown have a standard tolerance of $\pm 5\%$ on the nominal Zener Voltage.
- 4. Tolerance and Voltage Designation: Zener Voltage (VZ) is measured with the Zener Current applied for PW = 1 ms.
- 5. Z_{ZT} and Z_{ZK} are measured by dividing the AC voltage drop across the device by the AC current applied. The specified limits are for $I_{Z(AC)} = 0.1 I_{Z(DC)}$, with the AC frequency = 1 kHz.




Figure 1. Temperature Coefficients (Temperature Range –55°C to +150°C)

Figure 2. Temperature Coefficients (Temperature Range –55°C to +150°C)




Figure 3. Steady State Power Derating

Figure 4. Maximum Nonrepetitive Surge Power




Figure 5. Effect of Zener Voltage on Zener Impedance

Figure 6. Typical Forward Voltage




Figure 7. Typical Capacitance

Figure 8. Typical Leakage Current




Figure 9. Zener Voltage versus Zener Current (V_Z Up to 12 V)

Figure 10. Zener Voltage versus Zener Current (12 V to 91 V)

3.2 Watt Plastic Surface Mount POWERMITE® Package

This complete new line of 3.2 Watt Zener Diodes are offered in highly efficient micro miniature, space saving surface mount with its unique heat sink design. The POWERMITE package has the same thermal performance as the SMA while being 50% smaller in footprint area and delivering one of the lowest height profiles (1.1 mm) in the industry. Because of its small size, it is ideal for use in cellular phones, portable devices, business machines and many other industrial/consumer applications.

Specification Features:

- Zener Breakdown Voltage: 6.2 47 Volts
- DC Power Dissipation: 3.2 Watts with Tab 1 (Cathode) @ 75°C
- Low Leakage < 5 μA
- ESD Rating of Class 3 (> 16 kV) per Human Body Model
- Low Profile Maximum Height of 1.1 mm
- Integral Heat Sink/Locking Tabs
- Full Metallic Bottom Eliminates Flux Entrapment
- Small Footprint Footprint Area of 8.45 mm²
- Supplied in 12 mm Tape and Reel 12,000 Units per Reel
- POWERMITE is JEDEC Registered as DO-216AA
- Cathode Indicated by Polarity Band

Mechanical Characteristics:

CASE: Void-free, transfer-molded, thermosetting plastic

FINISH: All external surfaces are corrosion resistant and leads are readily solderable

MOUNTING POSITION: Any

MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:


260°C for 10 Seconds



ON Semiconductor™

http://onsemi.com


PLASTIC SURFACE MOUNT 3.2 WATT ZENER DIODES 6.2 – 47 VOLTS





POWERMITE CASE 457 PLASTIC

MARKING DIAGRAM



xxB = Specific Device Code

xx = 20 - 41

(See Table Next Page)

D = Date Code

ORDERING INFORMATION

Device	Package	Shipping		
1PMT59xxBT3	POWERMITE	12,000/Tape & Reel		

LEAD ORIENTATION IN TAPE:

Cathode (Short) Lead to Sprocket Holes


MAXIMUM RATINGS

Rating	Symbol	Value	Unit
DC Power Dissipation @ T _A = 25°C (Note 1.) Derate above 25°C Thermal Resistance from Junction to Ambient	P _D R _{θJA}	500 4.0 248	mW mW/°C °C/W
Thermal Resistance from Junction to Lead (Anode)	$R_{ heta Janode}$	35	°C/W
Maximum DC Power Dissipation (Note 2.) Thermal Resistance from Junction to Tab (Cathode)	P _D R _{θJcathode}	3.2 23	W °C/W
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C

- 1. Mounted with recommended minimum pad size, PC board FR-4.
- 2. At Tab (Cathode) temperature, $T_{tab} = 75^{\circ}C$

ELECTRICAL CHARACTERISTICS ($T_L = 25^{\circ}\text{C}$ unless otherwise noted, $V_F = 1.5 \text{ V Max}$. @ $I_F = 200 \text{ mAdc}$ for all types)

Symbol	Parameter			
VZ	Reverse Zener Voltage @ I _{ZT}			
I _{ZT} Reverse Current				
Z _{ZT}	Maximum Zener Impedance @ I _{ZT}			
I _{ZK}	Reverse Current			
Z _{ZK}	Maximum Zener Impedance @ I _{ZK}			
I _R	Reverse Leakage Current @ V _R			
V _R	Reverse Voltage			
I _F	Forward Current			
V _F	Forward Voltage @ I _F			




ELECTRICAL CHARACTERISTICS ($T_L = 30$ °C unless otherwise noted, $V_F = 1.25$ Volts @ 200 mA)

		Zener Voltage (Note 3.)					Z _{ZT} @ I _{ZT}	Z _{ZK} @ I _{ZK}		
	Device	V _Z @ I _{ZT} (Volts)		I _{ZT}	I _R @ V _R	V_R	(Note 4.)	(Note 4.)	I _{ZK}	
Device	Marking	Min	Nom	Max	(mA)	(μΑ)	(V)	(Ω)	(Ω)	(mA)
1PMT5920BT3	20B	5.89	6.2	6.51	60.5	5.0	4.0	2.0	200	1.0
1PMT5921BT3	21B	6.46	6.8	7.14	55.1	5.0	5.2	2.5	200	1.0
1PMT5922BT3	22B	7.12	7.5	7.88	50	5.0	6.0	3.0	400	0.5
1PMT5923BT3	23B	7.79	8.2	8.61	45.7	5.0	6.5	3.5	400	0.5
1PMT5924BT3	24B	8.64	9.1	9.56	41.2	5.0	7.0	4.0	500	0.5
1PMT5925BT3	25B	9.5	10	10.5	37.5	5.0	8.0	4.5	500	0.25
1PMT5927BT3	27B	11.4	12	12.6	31.2	1.0	9.1	6.5	550	0.25
1PMT5929BT3	29B	14.25	15	15.75	25	1.0	11.4	9.0	600	0.25
1PMT5930BT3	30B	15.2	16	16.8	23.4	1.0	12.2	10	600	0.25
1PMT5931BT3	31B	17.1	18	18.9	20.8	1.0	13.7	12	650	0.25
1PMT5933BT3	33B	20.9	22	23.1	17	1.0	16.7	17.5	650	0.25
1PMT5934BT3	34B	22.8	24	25.2	15.6	1.0	18.2	19	700	0.25
1PMT5935BT3	35B	25.65	27	28.35	13.9	1.0	20.6	23	700	0.25
1PMT5936BT3	36B	28.5	30	31.5	12.5	1.0	22.8	28	750	0.25
1PMT5939BT3	39B	37.05	39	40.95	9.6	1.0	29.7	45	900	0.25
1PMT5941BT3	41B	44.65	47	49.35	8.0	1.0	35.8	67	1000	0.25

^{3.} Zener voltage is measured with the device junction in thermal equilibrium with an ambient temperature of 25°C.

^{4.} Zener Impedance Derivation Z_{ZT} and Z_{ZK} are measured by dividing the AC voltage drop across the device by the AC current applied. The specified limits are for $I_Z(ac) = 0.1 I_Z(dc)$ with the ac frequency = 60 Hz.







Figure 1. Steady State Power Derating

Figure 2. V_Z to 10 Volts







Figure 3. $V_Z = 12 \text{ thru } 47 \text{ Volts}$

Figure 4. Zener Voltage - To 12 Volts






Figure 5. Zener Voltage - 14 To 47 Volts

Figure 6. Effect of Zener Voltage




Figure 7. Effect of Zener Current




Figure 8. Capacitance versus Reverse Zener Voltage

1SMA5913BT3 Series

1.5 Watt Plastic Surface Mount Zener Voltage Regulators

This complete new line of 1.5 Watt Zener Diodes offers the following advantages.

Specification Features:

- Standard Zener Breakdown Voltage Range 3.3 V to 68 V
- ESD Rating of Class 3 (>16 kV) per Human Body Model
- Flat Handling Surface for Accurate Placement
- Package Design for Top Slide or Bottom Circuit Board Mounting
- Low Profile Package
- Ideal Replacement for MELF Packages

Mechanical Characteristics:

CASE: Void-free, transfer-molded plastic

FINISH: All external surfaces are corrosion resistant with readily

solderable leads

MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:

260°C for 10 seconds

POLARITY: Cathode indicated by molded polarity notch or cathode

band

FLAMMABILITY RATING: UL94 V-0

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
DC Power Dissipation @ T _L = 75°C, Measured Zero Lead Length (Note 1.) Derate above 75°C Thermal Resistance –	P _D	1.5 20	Watts mW/°C
Junction-to-Lead	$R_{ heta JL}$	50	°C/W
DC Power Dissipation @ T _A = 25°C (Note 2.) Derate above 25°C Thermal Resistance –	P _D	0.5 4.0	Watts mW/°C
Junction-to-Ambient	$R_{\theta JA}$	250	°C/W
Operating and Storage Temperature Range	T _J , T _{stg}	-65 to +150	°C

- 1. 1" square copper pad, FR-4 board
- 2. FR-4 Board, using ON Semiconductor minimum recommended footprint



ON Semiconductor™


http://onsemi.com





SMA CASE 403B PLASTIC

MARKING DIAGRAM



8xxB = Specific Device Code (See Table Next Page)

LL = Assembly Location

Y = Year WW = Work Week


ORDERING INFORMATION

Device †	Package	Shipping			
1SMA59xxBT3	SMA	5000/Tape & Reel			

†The "T3" suffix refers to a 13 inch reel.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 1.5$ V Max. @ $I_F = 200$ mA for all types)

Symbol	Parameter
VZ	Reverse Zener Voltage @ I _{ZT}
I _{ZT}	Reverse Current
Z _{ZT}	Maximum Zener Impedance @ I _{ZT}
I _{ZK}	Reverse Current
Z _{ZK}	Maximum Zener Impedance @ I _{ZK}
I _R	Reverse Leakage Current @ V _R
V _R	Reverse Voltage
I _F	Forward Current
V _F	Forward Voltage @ I _F
I _{ZM}	Maximum DC Zener Current




ELECTRICAL CHARACTERISTICS ($T_A = 25$ °C unless otherwise noted, $V_F = 1.5$ V Max. @ $I_F = 200$ mA for all types)

		Ze	ener Volt	age (Note	e 4.)	Zene	r Impedance		Leakage	Current	
	Device	,	V _Z (Volts)	@ l _{ZT}	Z _{ZT} @ I _{ZT}	Z _{ZK} @	zĸ	I _R @	ℚ V _R	I _{ZM}
Device (Note 3.)	Marking	Min	Nom	Max	mA	Ω	Ω	mA	μ Α	Volts	mA(dc)
1SMA5913BT3	813B	3.13	3.3	3.47	113.6	10	500	1.0	50	1.0	455
1SMA5914BT3	814B	3.42	3.6	3.78	104.2	9.0	500	1.0	35.5	1.0	417
1SMA5915BT3	815B	3.70	3.9	4.10	96.1	7.5	500	1.0	12.5	1.0	385
1SMA5916BT3	816B	4.08	4.3	4.52	87.2	6.0	500	1.0	2.5	1.0	349
1SMA5917BT3	817B	4.46	4.7	4.94	79.8	5.0	500	1.0	2.5	1.5	319
1SMA5918BT3	818B	4.84	5.1	5.36	73.5	4.0	350	1.0	2.5	2.0	294
1SMA5919BT3	819B	5.32	5.6	5.88	66.9	2.0	250	1.0	2.5	3.0	268
1SMA5920BT3	820B	5.89	6.2	6.51	60.5	2.0	200	1.0	2.5	4.0	242
1SMA5921BT3	821B	6.46	6.8	7.14	55.1	2.5	200	1.0	2.5	5.2	221
1SMA5922BT3	822B	7.12	7.5	7.88	50	3.0	400	0.5	2.5	6.0	200
1SMA5923BT3	823B	7.79	8.2	8.61	45.7	3.5	400	0.5	2.5	6.5	183
1SMA5924BT3	824B	8.64	9.1	9.56	41.2	4.0	500	0.5	2.5	7.0	165
1SMA5925BT3	825B	9.5	10	10.5	37.5	4.5	500	0.25	2.5	8.0	150
1SMA5926BT3	826B	10.45	11	11.55	34.1	5.5	550	0.25	0.5	8.4	136
1SMA5927BT3	827B	11.4	12	12.6	31.2	6.5	550	0.25	0.5	9.1	125
1SMA5928BT3	828B	12.35	13	13.65	28.8	7.0	550	0.25	0.5	9.9	115
1SMA5929BT3	829B	14.25	15	15.75	25	9.0	600	0.25	0.5	11.4	100
1SMA5930BT3	830B	15.2	16	16.8	23.4	10	600	0.25	0.5	12.2	94
1SMA5931BT3	831B	17.1	18	18.9	20.8	12	650	0.25	0.5	13.7	83
1SMA5932BT3	832B	19	20	21	18.7	14	650	0.25	0.5	15.2	75
1SMA5933BT3	833B	20.9	22	23.1	17	17.5	650	0.25	0.5	16.7	68
1SMA5934BT3	834B	22.8	24	25.2	15.6	19	700	0.25	0.5	18.2	63
1SMA5935BT3	835B	25.65	27	28.35	13.9	23	700	0.25	0.5	20.6	56
1SMA5936BT3	836B	28.5	30	31.5	12.5	26	750	0.25	0.5	22.8	50
1SMA5937BT3	837B	31.35	33	34.65	11.4	33	800	0.25	0.5	25.1	45
1SMA5938BT3	838B	34.2	36	37.8	10.4	38	850	0.25	0.5	27.4	42
1SMA5939BT3	839B	37.05	39	40.95	9.6	45	900	0.25	0.5	29.7	38
1SMA5940BT3	840B	40.85	43	45.15	8.7	53	950	0.25	0.5	32.7	35
1SMA5941BT3	841B	44.65	47	49.35	8.0	67	1000	0.25	0.5	35.8	32
1SMA5942BT3	842B	48.45	51	53.55	7.3	70	1100	0.25	0.5	38.8	29
1SMA5943BT3	843B	53.2	56	58.8	6.7	86	1300	0.25	0.5	42.6	27
1SMA5944BT3	844B	58.9	62	65.1	6.0	100	1500	0.25	0.5	47.1	24
1SMA5945BT3	845B	64.6	68	71.4	5.5	120	1700	0.25	0.5	51.7	22

^{3.} Tolerance and Voltage Regulation Designation – The type number listed indicates a tolerance of ±5%.
4. V_Z limits are to be guaranteed at thermal equilibrium.

Rating and Typical Characteristic Curves (T_A = 25°C)


100



0.1 0 2 4 6 8 10 V_Z, ZENER VOLTAGE (VOLTS)

Figure 7. Steady State Power Derating

Figure 8. V_Z – 3.3 thru 10 Volts







Figure 9. $V_Z = 12 \text{ thru } 68 \text{ Volts}$

Figure 10. Zener Voltage – 3.3 to 12 Volts






Figure 11. Zener Voltage - 14 to 68 Volts

Figure 12. Effect of Zener Voltage

Rating and Typical Characteristic Curves ($T_A = 25^{\circ}C$)





Figure 13. Capacitance Curve

Figure 14. Typical Pulse Rating Curve



3 Watt Plastic Surface Mount Zener Voltage Regulators

This complete new line of 3 Watt Zener diodes offers the following advantages.

Specification Features:

- Zener Voltage Range 3.3 V to 200 V
- ESD Rating of Class 3 (>16 KV) per Human Body Model
- Flat Handling Surface for Accurate Placement
- Package Design for Top Side or Bottom Circuit Board Mounting

Mechanical Characteristics:

CASE: Void-free, transfer-molded plastic

FINISH: All external surfaces are corrosion resistant and leads are

readily solderable

MAXIMUM LEAD TEMPERATURE FOR SOLDERING PURPOSES:

260°C for 10 Seconds

LEADS: Modified L—Bend providing more contact area to bond pads

POLARITY: Cathode indicated by polarity band

FLAMMABILITY RATING: UL94 V-0

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Maximum Steady State Power Dissipation @ T _L = 75°C Measured at Zero Lead Length	P _D	3.0	W
Derate Above 75°C		40	mW/°C
Thermal Resistance from Junction to Lead	$R_{ heta JL}$	25	°C/W
Maximum Steady State Power Dissipation @ T _A = 25°C (Note 1.) Derate Above 25°C	P _D	550	mW
Thermal Resistance from Junction		4.4	mW/°C
to Ambient	$R_{\theta JA}$	226	°C/W
Operating and Storage Temperature Range	T _J , T _{stg}	–65 to +150	°C

1. FR-4 board, within 1" to device, using ON Semiconductor minimum recommended footprint, as shown in case 403A outline dimensions spec.



ON Semiconductor™

http://onsemi.com

PLASTIC SURFACE MOUNT ZENER VOLTAGE REGULATOR DIODES 3.3–200 VOLTS 3 WATT DC POWER





SMB CASE 403A PLASTIC

MARKING DIAGRAM



Y = Year WW = Work Week

9xxB = Specific Device Code (See Table Page 294)

ORDERING INFORMATION

Device †	Package	Shipping		
1SMB59xxBT3	SMB	2500/Tape & Reel		


Devices listed in *bold, italic* are ON Semiconductor **Preferred** devices. **Preferred** devices are recommended choices for future use and best overall value.

†The "T3" suffix refers to a 13 inch reel.

ELECTRICAL CHARACTERISTICS

 $(T_L = 30^{\circ}C \text{ unless otherwise noted,}$ $V_F = 1.5 \text{ V Max.} @ I_F = 200 \text{ mA(dc) for all types)}$

Symbol	Parameter
V _Z	Reverse Zener Voltage @ I _{ZT}
I _{ZT}	Reverse Current
Z _{ZT}	Maximum Zener Impedance @ I _{ZT}
I _{ZK}	Reverse Current
Z _{ZK}	Maximum Zener Impedance @ I _{ZK}
I _R	Reverse Leakage Current @ V _R
V _R	Reverse Voltage
l _F	Forward Current
V _F	Forward Voltage @ I _F
I_{ZM}	Maximum DC Zener Current



ELECTRICAL CHARACTERISTICS ($T_L = 30^{\circ}$ C unless otherwise noted, $V_F = 1.5$ V Max. @ $I_F = 200$ mA(dc) for all types)

		Ze	ner Volta	ge (Note	3.)	Zener Imp	edance (N	lote 4.)	Leakage	Current	
Device	Device	,	V _Z (Volts))	@ l _{ZT}	Z _{ZT} @ I _{ZT}	Z _{ZK} (® l _{zK}	I _R @	V _R	I _{ZM}
(Note 2.)	Marking	Min	Nom	Max	mA	Ω	Ω	mA	μ Α	Volts	mA(dc)
1SMB5913BT3	913B	3.13	3.3	3.47	113.6	10	500	1	100	1	454
1SMB5914BT3	914B	3.42	3.6	3.78	104.2	9	500	1	75	1	416
1SMB5915BT3	915B	3.70	3.9	4.10	96.1	7.5	500	1	25	1	384
1SMB5916BT3	916B	4.08	4.3	4.52	87.2	6	500	1	5	1	348
1SMB5917BT3	917B	4.46	4.7	4.94	79.8	5	500	1	5	1.5	319
1SMB5918BT3	918B	4.84	5.1	5.36	73.5	4	350	1	5	2	294
1SMB5919BT3	919B	5.32	5.6	5.88	66.9	2	250	1	5	3	267
1SMB5920BT3	920B	5.89	6.2	6.51	60.5	2	200	1	5	4	241
1SMB5921BT3	921B	6.46	6.8	7.14	55.1	2.5	200	1	5	5.2	220
1SMB5922BT3	922B	7.12	7.5	7.88	50	3	400	0.5	5	6	200
1SMB5923BT3	923B	7.79	8.2	8.61	45.7	3.5	400	0.5	5	6.5	182
1SMB5924BT3	924B	8.64	9.1	9.56	41.2	4	500	0.5	5	7	164
1SMB5925BT3	925B	9.5	10	10.5	37.5	4.5	500	0.25	5	8	150
1SMB5926BT3	926B	10.45	11	11.55	34.1	5.5	550	0.25	1	8.4	136
1SMB5927BT3	927B	11.4	12	12.6	31.2	6.5	550	0.25	1	9.1	125
1SMB5928BT3	928B	12.35	13	13.65	28.8	7	550	0.25	1	9.9	115
1SMB5929BT3	929B	14.25	15	15.75	25	9	600	0.25	1	11.4	100
1SMB5930BT3	930B	15.2	16	16.8	23.4	10	600	0.25	1	12.2	93
1SMB5931BT3	931B	17.1	18	18.9	20.8	12	650	0.25	1	13.7	83
1SMB5932BT3	932B	19	20	21	18.7	14	650	0.25	1	15.2	75
1SMB5933BT3	933B	20.9	22	23.1	17	17.5	650	0.25	1	16.7	68
1SMB5934BT3	934B	22.8	24	25.2	15.6	19	700	0.25	1	18.2	62
1SMB5935BT3	935B	25.65	27	28.35	13.9	23	700	0.25	1	20.6	55
1SMB5936BT3	936B	28.5	30	31.5	12.5	28	750	0.25	1	22.8	50
1SMB5937BT3	937B	31.35	33	34.65	11.4	33	800	0.25	1	25.1	45
1SMB5938BT3	938B	34.2	36	37.8	10.4	38	850	0.25	1	27.4	41
1SMB5939BT3	939B	37.05	39	40.95	9.6	45	900	0.25	1	29.7	38
1SMB5940BT3	940B	40.85	43	45.15	8.7	53	950	0.25	1	32.7	34
1SMB5941BT3	941B	44.65	47	49.35	8	67	1000	0.25	1	35.8	31
1SMB5942BT3	942B	48.45	51	53.55	7.3	70	1100	0.25	1	38.8	29
1SMB5943BT3	943B	53.2	56	58.8	6.7	86	1300	0.25	1	42.6	26
1SMB5944BT3	944B	58.9	62	65.1	6	100	1500	0.25	1	47.1	24
1SMB5945BT3	945B	64.6	68	71.4	5.5	120	1700	0.25	1	51.7	22
1SMB5946BT3	946B	71.25	75	78.75	5	140	2000	0.25	1	56	20
1SMB5947BT3	947B	77.9	82	86.1	4.6	160	2500	0.25	1	62.2	18
1SMB5948BT3	948B	86.45	91	95.55	4.1	200	3000	0.25	1	69.2	16
1SMB5949BT3	949B	95	100	105	3.7	250	3100	0.25	1	76	15
1SMB5950BT3	950B	104.5	110	115.5	3.4	300	4000	0.25	1	83.6	13
1SMB5951BT3	951B	114	120	126	3.1	380	4500	0.25	1	91.2	12
1SMB5952BT3	952B	123.5	130	136.5	2.9	450	5000	0.25	1	98.8	11
1SMB5953BT3	953B	142.5	150	157.5	2.5	600	6000	0.25	1	114	10
1SMB5954BT3	954B	152	160	168	2.3	700	6500	0.25	1	121.6	9
1SMB5955BT3	955B	171	180	189	2.1	900	7000	0.25	1	136.8	8
1SMB5956BT3	956B	190	200	210	1.9	1200	8000	0.25	1	152	7


^{2.} TOLERANCE AND TYPE NUMBER DESIGNATION

The type numbers listed indicate a tolerance of $\pm 5\%$.

^{3.} ZENER VOLTAGE (V_Z) MEASUREMENT

Nominal Zener voltage is measured with the device junction in thermal equilibrium with ambient temperature at 25°C.

4. **ZENER IMPEDANCE (Z_Z) DERIVATION** Z_{ZT} and Z_{ZK} are measured by dividing the ac voltage drop across the device by the ac current applied. The specified limits are for I_{Z(ac)} = 0.1 I_{Z(dc)} with the ac frequency = 60 Hz.



T, TEMPERATURE (°C)

Figure 1. Steady State Power Derating




Figure 2. Maximum Surge Power




Figure 3. Zener Voltage — To 12 Volts




Figure 4. Zener Voltage — 14 To 200 Volts




Figure 5. $V_Z = 3.3$ thru 10 Volts




Figure 6. V_Z = 12 thru 82 Volts




Figure 7. Effect of Zener Voltage

Figure 8. Effect of Zener Current

Rating and Typical Characteristic Curves ($T_A = 25^{\circ}C$)





Figure 9. Capacitance Curve

Figure 10. Typical Pulse Rating Curve



CHAPTER 8 Surface Mount Information and Packaging Specifications



INFORMATION FOR USING SURFACE MOUNT PACKAGES

RECOMMENDED FOOTPRINTS FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.

POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain/collector pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by $T_{J(max)}$, the maximum rated junction temperature of the die, $R_{\theta JA}$, the thermal resistance from the device junction to ambient, and the operating temperature, T_A . Using the values provided on the data sheet, P_D can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature T_A of 25°C, one can calculate the power dissipation of the device. For example, for a SOT–223 device, P_D is calculated as follows.

$$P_D = \frac{150^{\circ}C - 25^{\circ}C}{156^{\circ}C/W} = 800 \text{ milliwatts}$$

The 156°C/W for the SOT–223 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 800 milliwatts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain/collector pad. By increasing the area of the drain/collector pad, the power dissipation can be increased. Although the power dissipation can almost be doubled with this method, area is taken up on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of $R_{\theta \rm JA}$ versus drain pad area is shown in Figures 1, 2 and 3.

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.




Figure 1. Thermal Resistance versus Drain Pad Area for the SOT-223 Package (Typical)




Figure 2. Thermal Resistance versus Drain Pad Area for the DPAK Package (Typical)




Figure 3. Thermal Resistance versus Drain Pad Area for the D²PAK Package (Typical)

SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D²PAK packages. If a 1:1 opening is used to screen solder onto the drain pad, misalignment and/or "tombstoning" may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 4 shows a typical stencil for the DPAK and D²PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.




Figure 4. Typical Stencil for DPAK and D2PAK Packages

SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference should be a maximum of 10°C.
- The soldering temperature and time should not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.

- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes.
 Gradual cooling should be used since the use of forced cooling will increase the temperature gradient and will result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.
- * Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.
- * Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D²PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating "profile" for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 5 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time. The line on the graph shows the

actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.








Figure 5. Typical Solder Heating Profile


Footprints for Soldering


















Footprints for Soldering









TVS/Zener Axial-Lead Lead Tape Packaging Standards for Axial-Lead Components

1.0 SCOPE

This section covers packaging requirements for the following axial-lead component's use in automatic testing and assembly equipment: ON Semiconductor Case 17-02, Case 41A-02, Case 51-02 (DO-7), Case 59-03 (DO-41), Case 59-04, Case 194-04 and Case 299-02 (DO-35). Packaging, as covered in this section, shall consist of axial-lead components mounted by their leads on pressure sensitive tape, wound onto a reel.

2.0 PURPOSE

This section establishes ON Semiconductor standard practices for lead-tape packaging of axial-lead components and meets the requirements of EIA Standard RS-296-D "Lead-taping of Components on Axial Lead Configuration for Automatic Insertion," level 1.

3.0 REQUIREMENTS

3.1 Component leads

- **3.1.1** Component leads shall not be bent beyond dimension E from their normal position. See Figure 2.
- **3.1.2** The "C" dimension shall be governed by the overall length of the reel packaged component. The distance between flanges shall be 0.059 inch to 0.315 inch greater than the overall component length. See Figures 2 and 3.
- **3.1.3** Cumulative dimension "A" tolerance shall not exceed 0.059 over 6 in consecutive components.

3.2 Orientation

All polarized components must be oriented in one direction. The cathode lead tape shall be blue and the anode tape shall be white. See Figure 1.

3.3 Reeling

- **3.3.1** Components on any reel shall not represent more than two date codes when date code identification is required.
- **3.3.2** Component's leads shall be positioned perpendicularly between pairs of 0.250 inch tape. See Figure 2.
- **3.3.3** A minimum 12 inch leader of tape shall be provided before the first and last component on the reel.

- 3.3.4 50 lb. Kraft paper is wound between layers of components as far as necessary for component protection.
- **3.3.5** Components shall be centered between tapes such that the difference between D1 and D2 does not exceed 0.055.
- 3.3.6 Staples shall not be used for splicing. No more than four layers of tape shall be used in any splice area and no tape shall be offset from another by more than 0.031 inch noncumulative. Tape splices shall overlap at least 6 inches for butt joints and at least 3 inches for lap joints and shall not be weaker than unspliced tape.
- 3.3.7 Quantity per reel shall be as indicated in Table 1. Orders for tape and reeled product will only be processed and shipped in full reel increments. Scheduled orders must be in releases of full reel increments or multiples thereof.
- **3.3.8** A maximum of 0.25% of the components per reel quantity may be missing without consecutive missing per level 1 of RS-296-D.
- **3.3.9** The single face roll pad shall be placed around the finished reel and taped securely. Each reel shall then be placed in an appropriate container.

3.4 Marking

Minimum reel and carton marking shall consist of the following (see Figure 3):

ON Semiconductor part number

Quantity

Manufacturer's name

Date codes (when applicable; see note 3.3.1)

4.0

Requirements differing from this ON Semiconductor standard shall be negotiated with the factory.

The packages indicated in the following table are suitable for lead tape packaging. The table indicates the specific devices (transient voltage suppressors and/or zeners) that can be obtained from ON Semiconductor in reel packaging and provides the appropriate packaging specification.

Table 1. Packaging Details (all dimensions in inches)

Case Type	Product Category	Device Title Suffix	MPQ Quantity Per Reel (Item 3.3.7)	Component Spacing A Dimension	Tape Spacing B Dimension	Reel Dimension C	Reel Dimension D (Max)	Max Off Alignment E
Case 17	Surmetic 40 & 600 Watt TVS	RL	4000	0.2 +/- 0.015	2.062 +/- 0.059	3	14	0.047
Case 41A	1500 Watt TVS	RL4	1500	0.4 +/- 0.02	2.062 +/- 0.059	3	14	0.047
Case 51-02	DO-7 Glass (For Reference only)	RL	3000	0.2 +/- 0.02	2.062 +/- 0.059	3	14	0.047
Case 59-03	DO-41 Glass & DO-41 Surmetic 30	RL	6000	0.2 +/- 0.015	2.062 +/- 0.059	3	14	0.047
	Rectifier							
Case 59-04	500 Watt TVS	RL	5000	0.2 +/- 0.02	2.062 +/- 0.059	3	14	0.047
	Rectifier							
Case 194-04	110 Amp TVS (Automotive)	RL	800	0.4 +/- 0.02	1.875 +/- 0.059	3	14	0.047
	Rectifier							
Case 267-02	Rectifier	RL	1500	0.4 +/- 0.02	2.062 +/- 0.059	3	14	0.047
Case 299	DO-35 Glass	RL	5000	0.2 +/- 0.02	2.062 +/- 0.059	3	14	0.047




Figure 1. Reel Packing




Figure 2. Component Spacing




Figure 3. Reel Dimensions

TVS/Zener Surface Mount Embossed Tape and Reel


Embossed Tape and Reel is used to facilitate automatic pick and place equipment feed requirements. The tape is used as the shipping container for various products and requires a minimum of handling. The antistatic/conductive tape provides a secure cavity for the product when sealed with the "peel-back" cover tape.

- Used for Automatic Pick and Place Feed Systems
- Minimizes Product Handling
- EIA 481-1, 8 mm and 12 mm Taping of Surface Mount Components for Automatic Handling and EIA 481-2, 16 mm and 24 mm Embossed Carrier Taping of Surface Mount Components for Automatic Handling
- SOD-123, SOT-23 in 8 mm Tape, SOD-323
- SMB in 12 mm Tape
- SMC in 16 mm Tape

Ordering Information

Use the standard device title and add the required suffix as listed in the option table below. Note that the individual reels have a finite number of devices depending on the type of product contained in the tape. Also note the minimum lot size is one full reel for each line item and orders are required to be in increments of the single reel quantity.

> SOT-23 8 mm




SOD-123, SOD-323 8 mm




Tape and Reel Data for TVS/Zener Surface Mount Devices

PACKAGES SOD-123 SOT-23 SMB SMC



SMA, SMB, POWERMITE 12 mm

SMC 16 mm




		Tape Width	Pito	:h ⁽¹⁾	Reel Size	Devices Per Reel and Minimum	Device
Package	Case Type	(mm)	(mm)	(in)	(inch)*	Order Quantity	Suffix
SOD-123, SOT-23, SOD-323	Case 318	8 8	4.0 ± 0.1	.157 ± .004	7 13	3,000 10,000	T1 T3
SMA	Case 403B	12	8.0 ± 0.1	.315 ± .004	13	5,000	T3
SMB	Case 403A	12	8.0 ± 0.1	.315 ± .004	13	2,500	T3
SMC	Case 403	16	8.0 ± 0.1	.315 ± .004	13	2,500	T3
POWERMITE	Case 457	12	8.0 ± 0.1	.315 ± .004	13	12,000	T3
SC-88	Case 419B	8	4.0 ± 0.1	.157 ± .004	7	3,000	T1/T2
SC-88A	Case 419A	8	4.0 ± 0.1	.157 ± .004	7	3,000	T1/T2
SC-74	Case 318F	8 8	4.0 ± 0.1	.157 ± .004	7 13	3,000 10,000	T1 T3

⁽¹⁾See Next Page.

^{* 7} inch reel = 180 mm, 13 inch reel = 330 mm

CARRIER TAPE SPECIFICATIONS



DIMENSIONS

Tape Size	B ₁ Max ⁽²⁾	D	D ₁	E	F	K	P	P ₀	P ₂	R Min	T Max	W Max
8 mm	4.55 mm (.179")	1.5+0.1 mm -0.0	1.0 Min (.039")	1.75±0.1 mm (.069±.004")	3.5±0.05 mm (.138±.002")	2.4 mm Max (.094")	4.0±0.1 mm (.157±.004")	4.0±0.1 mm (.157±.004")	2.0±0.1 mm (.079±.002")	25 mm (.98")	0.6 mm (.024")	8.3 mm (.327")
12 mm	8.2 mm (.323")	(.059+.004" -0.0)	1.5 mm Min (.060")		5.5±0.05 mm (.217±.002")	6.4 mm Max (.252")	4.0±0.1 mm (.157±.004") 8.0±0.1 mm (.315±.004")			30 mm (1.18″)		12±.30 mm (.470±.012")
16 mm	12.1 mm (.476")				7.5±0.10 mm (.295±.004")	7.9 mm Max (.311")	4.0±0.1 mm (.157±.004") 8.0±0.1 mm (.315±.004") 12.0±0.1 mm (.472±.004")					16.3 mm (.642")
24 mm	20.1 mm (.791")				11.5±0.1 mm (.453±.004")	11.9 mm Max (.468")	16.0±.01 mm (.63±.004")					24.3 mm (.957")


Metric dimensions govern – English are in parentheses for reference only.

NOTE 1: A₀, B₀, and K₀ are determined by component size. The clearance between the components and the cavity must be within .05 mm min. to .5 mm max., the component cannot rotate more than 10° within the determined cavity.

NOTE 2: If B₁ exceeds 4.2 mm (.165) for 8 mm embossed tape, the tape may not feed through all tape feeders.


REEL CONFIGURATION

 ${\it Metric \ Dimensions \ Govern-English \ are \ in \ parentheses \ for \ reference \ only}$



Size	A Max	G	T Max
8 mm	330 mm	8.4 mm + 1.5 mm, -0.0	14.4 mm
	(12.992")	(.33" + .059", -0.00)	(.56")
12 mm	330 mm	12.4 mm + 2.0 mm, -0.0	18.4 mm
	(12.992")	(.49" + .079", -0.00)	(.72")
16 mm	360 mm	16.4 mm + 2.0 mm, -0.0	22.4 mm
	(14.173")	(.646" + .078", -0.00)	(.882")
24 mm	360 mm	24.4 mm + 2.0 mm, -0.0	30.4 mm
	(14.173")	(.961" + .070", -0.00)	(1.197")

TAPE LEADER AND TRAILER DIMENSIONS




Metric dimensions govern

NOTES

- 1. There shall be a leader of 230 mm (9.05) minimum which may consist of carrier and/or cover tape followed by a minimum of 160 mm (6.30) of empty carrier tape sealed with cover tape.
- 2. There shall be a trailer of 160 mm (6.30) minimum of empty carrier tape sealed with cover tape. The entire carrier tape must release from the reel hub as the last portion of the tape unwinds from the reel without damage to the carrier tape and the remaining components in the cavities.

ELECTRICAL POLARIZATION

TWO TERMINATION DEVICES



Metric dimensions govern

NOTES


1. All polarized components must be oriented in one direction. For components with two terminations the cathode shall be adjacent to the sprocket hole side.



CHAPTER 9 Package Outline Dimensions

Package Outline Dimensions

SURMETIC 40 CASE 17-02 ISSUE C




LEAD DIAMETER AND FINISH NOT CONTROLLED WITHIN DIMENSION F.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.330	0.350	8.38	8.89	
В	0.130	0.145	3.30	3.68	
D	0.037	0.043	0.94	1.09	
F		0.050		1.27	
K	1.000	1.250	25.40	31.75	

STYLE 1: PIN 1. ANODE 2. CATHODE

MOSORB

CASE 41A-02 ISSUE A



NOTES:

- ITES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


 2. CONTROLLING DIMENSION: INCH.

 3. LEAD FINISH AND DIAMETER UNCONTROLLED IN DIMENSION P.

	INC	HES	MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	0.360	0.375	9.14	9.52		
В	0.190	0.205	4.83	5.21		
D	0.038	0.042	0.97	1.07		
K	1.00		25.40			
Р		0.050		1.27		

GLASS/PLASTIC

DO-41 CASE 59-03 ISSUE M



NOTES:

- NOTES:

 1. ALL RULES AND NOTES ASSOCIATED WITH
 JEDEC DO-41 OUTLINE SHALL APPLY.


 2. POLARITY DENOTED BY CATHODE BAND.

 3. LEAD DIAMETER NOT CONTROLLED WITHIN F
 DIMENSION.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.07	5.20	0.160	0.205
В	2.04	2.71	0.080	0.107
D	0.71	0.86	0.028	0.034
F		1.27		0.050
K	27.94		1.100	

MINI MOSORB

CASE 59-04 ISSUE M



- NOTES:

 1. ALL RULES AND NOTES ASSOCIATED WITH JEDEC DO-41 OUTLINE SHALL APPLY.


 2. POLARITY DENOTED BY CATHODE BAND.

 3. LEAD DIAMETER NOT CONTROLLED WITHIN F DIMENSION.

		MILLIMETERS		INC	HES
DII	M	MIN	MAX	MIN	MAX
Α		5.97	6.60	0.235	0.260
В		2.79	3.05	0.110	0.120
D		0.76	0.86	0.030	0.034
K		27.94		1.100	

GLASS DO-35/DO-204AH

CASE 299-02 **ISSUE A**



- NOTES:

 1. PACKAGE CONTOUR OPTIONAL WITHIN A AND B HEAT SLUGS. IF ANY, SHALL BE INCLUDED WITHIN THIS CYLINDER, BUT NOT SUBJECT TO THE MINIMUM LIMIT OF B.

 2. LEAD DIAMETER NOT CONTROLLED IN ZONE F TO ALLOW FOR FLASH, LEAD FINISH BUILDUP AND MINOR IRREGULARITIES OTHER THAN HEAT SLUGS.

 3. POLARITY DENOTED BY CATHODE BAND.


 4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	3.05	5.08	0.120	0.200
В	1.52	2.29	0.060	0.090
D	0.46	0.56	0.018	0.022
F		1.27		0.050
K	25.40	38.10	1.000	1.500

All JEDEC dimensions and notes apply.

SOT-23 (TO-236)


CASE 318-08 **ISSUE AF**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.1102	0.1197	2.80	3.04
В	0.0472	0.0551	1.20	1.40
С	0.0350	0.0440	0.89	1.11
D	0.0150	0.0200	0.37	0.50
G	0.0701	0.0807	1.78	2.04
Н	0.0005	0.0040	0.013	0.100
J	0.0034	0.0070	0.085	0.177
K	0.0140	0.0285	0.35	0.69
L	0.0350	0.0401	0.89	1.02
S	0.0830	0.1039	2.10	2.64
٧	0.0177	0.0236	0.45	0.60

STYLE 1 THRU 5: CANCELLED	STYLE 6: PIN 1. BASE 2. EMITTER 3. COLLECTOR	STYLE 7: PIN 1. EMITTER 2. BASE 3. COLLECTOR	STYLE 8: PIN 1. ANODE 2. NO CONNECTION 3. CATHODE	STYLE 9: PIN 1. ANODE 2. ANODE 3. CATHODE
STYLE 10: PIN 1. DRAIN 2. SOURCE 3. GATE	STYLE 11: PIN 1. ANODE 2. CATHODE 3. CATHODE-ANODE	STYLE 12: PIN 1. CATHODE 2. CATHODE 3. ANODE	STYLE 13: PIN 1. SOURCE 2. DRAIN 3. GATE	STYLE 14: PIN 1. CATHODE 2. GATE 3. ANODE
STYLE 15: PIN 1. GATE 2. CATHODE 3. ANODE	STYLE 16: PIN 1. ANODE 2. CATHODE 3. CATHODE	STYLE 17: PIN 1. NO CONNECTION 2. ANODE 3. CATHODE	STYLE 18: PIN 1. NO CONNECTION 2. CATHODE 3. ANODE	STYLE 19: PIN 1. CATHODE 2. ANODE 3. CATHODE-ANODE
STYLE 20: PIN 1. CATHODE 2. ANODE 3. GATE	STYLE 21: PIN 1. GATE 2. SOURCE 3. DRAIN	STYLE 22: PIN 1. RETURN 2. OUTPUT 3. INPUT	STYLE 23: PIN 1. ANODE 2. ANODE 3. CATHODE	STYLE 24: PIN 1. GATE 2. DRAIN 3. SOURCE




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLING DIMENSION: INCH.
 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
 4. 318F-01 AND -02 OBSOLETE. NEW STANDARD 318F-03.


	INCHES		MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.1142	0.1220	2.90	3.10
В	0.0512	0.0669	1.30	1.70
С	0.0354	0.0433	0.90	1.10
D	0.0098	0.0197	0.25	0.50
G	0.0335	0.0413	0.85	1.05
Н	0.0005	0.0040	0.013	0.100
J	0.0040	0.0102	0.10	0.26
K	0.0079	0.0236	0.20	0.60
L	0.0493	0.0649	1.25	1.65
М	0 °	10°	0 °	10°
S	0.0985	0.1181	2.50	3.00


STYLE 1:
PIN 1. CATHODE
2. ANODE
3. CATHODE
4. CATHODE
5. ANODE
6. CATHODE

STYLE 2:
PIN 1. NO CONNECTION
2. COLLECTOR
3. EMITTER
4. NO CONNECTION
5. COLLECTOR
6. BASE

SMC CASE 403-03 **ISSUE B**








- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. D DIMENSION SHALL BE MEASURED WITHIN DIMENSION P.


	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.260	0.280	6.60	7.11	
В	0.220	0.240	5.59	6.10	
С	0.075	0.095	1.90	2.41	
D	0.115	0.121	2.92	3.07	
Н	0.0020	0.0060	0.051	0.152	
J	0.006	0.012	0.15	0.30	
K	0.030	0.050	0.76	1.27	
Р	0.020	REF	0.51	REF	
S	0.305	0.320	7.75	8.13	





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. D DIMENSION SHALL BE MEASURED WITHIN DIMENSION P.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.160	0.180	4.06	4.57	
В	0.130	0.150	3.30	3.81	
С	0.075	0.095	1.90	2.41	
D	0.077	0.083	1.96	2.11	
Н	0.0020	0.0060	0.051	0.152	
J	0.006	0.012	0.15	0.30	
K	0.030	0.050	0.76	1.27	
Р	0.020	REF	0.51	REF	
S	0.205	0.220	5.21	5.59	











- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIM	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.160	0.180	4.06	4.57
В	0.090	0.115	2.29	2.92
С	0.075	0.105	1.91	2.67
D	0.050	0.064	1.27	1.63
Н	0.004	0.008	0.10	0.20
J	0.006	0.016	0.15	0.41
K	0.030	0.060	0.76	1.52
S	0.190	0.220	4.83	5.59

SOD-123 CASE 425-04 ISSUE C







- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.055	0.071	1.40	1.80
В	0.100	0.112	2.55	2.85
С	0.037	0.053	0.95	1.35
D	0.020	0.028	0.50	0.70
E	0.01		0.25	
Н	0.000	0.004	0.00	0.10
J		0.006		0.15
K	0.140	0.152	3.55	3.85

STYLE 1: PIN 1. CATHODE 2. ANODE

SOD-323 CASE 477-02 ISSUE B







- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. LEAD THICKNESS SPECIFIED PER L/F DRAWING WITH SOLDER PLATING.


	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	1.60	1.80	0.063	0.071
В	1.15	1.35	0.045	0.053
С	0.80	1.00	0.031	0.039
D	0.25	0.40	0.010	0.016
E	0.15	REF	0.006 REF	
Н	0.00	0.10	0.000	0.004
J	0.089	0.177	0.0035	0.0070
K	2.30	2.70	0.091	0.106

STYLE 1: PIN 1. CATHODE 2. ANODE

SC-88A (SOT-323) CASE 419A-01 ISSUE E








- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.071	0.087	1.80	2.20
В	0.045	0.053	1.15	1.35
C	0.031	0.043	0.80	1.10
D	0.004	0.012	0.10	0.30
G	0.026	BSC	0.65 BSC	
Н		0.004		0.10
J	0.004	0.010	0.10	0.25
K	0.004	0.012	0.10	0.30
N	0.008 REF		0.20	REF
S	0.079	0.087	2.00	2.20
٧	0.012	0.016	0.30	0.40


STYLE 2:	STYLE 3:	STYLE 4:
PIN 1. ANODE	PIN 1. ANODE 1	PIN 1. SOURCE 1
2. EMITTER	2. N/C	2. DRAIN 1/2
3. BASE	3. ANODE 2	SOURCE 1
4. COLLECTOR	CATHODE 2	 GATE 1
CATHODE	CATHODE 1	GATE 2
	PIN 1. ANODE 2. EMITTER 3. BASE 4. COLLECTOR	PIN 1. ANODE PIN 1. ANODE 1 2. EMITTER 2. N/C 3. BASE 3. ANODE 2 4. COLLECTOR 4. CATHODE 2

STYLE 5:	STYLE 6:		STYLE 7:	
PIN 1. CATHODE		EMITTER	PIN 1.	
2. COMMON ANODE		BASE		EMITTER
CATHODE 2		EMITTER		BASE
CATHODE 3	4.	COLLECTOR	4.	COLLECTOR
CATHODE 4	5.	COLLECTOR	5.	COLLECTOR



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.


	INC	HES	MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.071	0.087	1.80	2.20
В	0.045	0.053	1.15	1.35
С	0.031	0.043	0.80	1.10
D	0.004	0.012	0.10	0.30
G	0.026 BSC		0.65 BSC	
Н		0.004		0.10
J	0.004	0.010	0.10	0.25
K	0.004	0.012	0.10	0.30
N	0.008 REF		0.20 REF	
S	0.079	0.087	2.00	2.20
٧	0.012	0.016	0.30	0.40



STYLE 1: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 2: CANCELLED	STYLE 3: CANCELLED	STYLE 4: PIN 1. CATHODE 2. CATHODE 3. COLLECTOR 4. EMITTER 5. BASE 6. ANODE	STYLE 5: PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE
STYLE 6: PIN 1. ANODE 2 2. N/C 3. CATHODE 1 4. ANODE 1 5. N/C 6. CATHODE 2	STYLE 7: PIN 1. SOURCE 2 2. DRAIN 2 3. GATE 1 4. SOURCE 1 5. DRAIN 1 6. GATE 2	STYLE 8: CANCELLED	STYLE 9: PIN 1. EMITTER 2 2. EMITTER 1 3. COLLECTOR 1 4. BASE 1 5. BASE 2 6. COLLECTOR 2	STYLE 10: PIN 1. SOURCE 2 2. SOURCE 1 3. GATE 1 4. DRAIN 1 5. DRAIN 2 6. GATE 2
STYLE 11: PIN 1. CATHODE 2 2. CATHODE 2 3. ANODE 1 4. CATHODE 1 5. CATHODE 1 6. ANODE 2	STYLE 12: PIN 1. ANODE 2 2. ANODE 2 3. CATHODE 1 4. ANODE 1 5. ANODE 1 6. CATHODE 2	STYLE 13: PIN 1. ANODE 2. NC 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE	STYLE 14: PIN 1. VREF 2. GND 3. GND 4. IOUT 5. VEN 6. VCC	STYLE 15: PIN 1. ANODE 2. ANODE 3. ANODE 4. CATHODE 5. CATHODE 6. CATHODE
STYLE 16: PIN 1. BASE 1 2. EMITTER 2 3. COLLECTOR 2 4. BASE 2 5. EMITTER 1 6. COLLECTOR 1	STYLE 17: PIN 1. BASE 1 2. EMITTER 1 3. COLLECTOR 2 4. BASE 2 5. EMITTER 2 6. COLLECTOR 1	STYLE 18: PIN 1. VIN1 2. VCC 3. VOUT2 4. VIN2 5. GND 6. VOUT1	STYLE 19: PIN 1. I OUT 2. GND 3. GND 4. V CC 5. V EN 6. V REF	

POWERMITE

CASE 457-04 ISSUE D



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

	MILLIMETERS INCHES		HES	
DIM	MIN	MAX	MIN	MAX
Α	1.75	2.05	0.069	0.081
В	1.75	2.18	0.069	0.086
С	0.85	1.15	0.033	0.045
D	0.40	0.69	0.016	0.027
F	0.70	1.00	0.028	0.039
Н	-0.05	+0.10	-0.002	+0.004
J	0.10	0.25	0.004	0.010
K	3.60	3.90	0.142	0.154
L	0.50	0.80	0.020	0.031
R	1.20	1.50	0.047	0.059
S	0.50 REF		0.019	REF

CHAPTER 10 Technical Information, Application Notes and Articles

Technical Information, Application Notes and Articles
Zener Diode Theory
Zener Diode Fabrication Techniques
Reliability
Zener Diode Characteristics
Temperature Compensated Zeners
Basic Voltage Regulation Using Zener Diodes 354
Zener Protective Circuits and Techniques:
Basic Design Considerations 364
Zener Voltage Sensing Circuits and Applications 374
Miscellaneous Applications of
Zener Type Devices
Transient Voltage Suppression
AN784 402
AN843 404
Design Considerations and Performance of
Temperature Compensated Zener Diodes 417
MOSORBs
AR450 426
Measurement of Zener Voltage to Thermal
Equilibrium with Pulsed Test Current 439
Sales Office List
Standard Document Type Definitions

ZENER DIODE THEORY

INTRODUCTION

The zener diode is a semiconductor device unique in its mode of operation and completely unreplaceable by any other electronic device. Because of its unusual properties it fills a long-standing need in electronic circuitry. It provides, among other useful functions, a constant voltage reference or voltage control element available over a wide spectrum of voltage and power levels.

The zener diode is unique among the semiconductor family of devices because its electrical properties are derived from a rectifying junction which operates in the reverse breakdown region. In the sections that follow, the reverse biased rectifying junction, some of the terms associated with it, and properties derived from it will be discussed fully.

The zener diode is fabricated from the element silicon. Special techniques are applied in the fabrication of zener diodes to create the required properties.

This manual was prepared to acquaint the engineer, the equipment designer and manufacturer, and the experimenter with the fundamental principles, design characteristics, applications and advantages of this important semiconductor device.

SEMICONDUCTOR THEORY

The active portion of a zener diode is a semiconductor PN junction. PN junctions are formed in various kinds of semiconductor devices by several techniques. Among these are the widely used techniques known as alloying and diffusion which are utilized in fabricating zener PN junctions to provide excellent control over zener breakdown voltage.

At the present time, zener diodes use silicon as the basic material in the formation of their PN junction. Silicon is in Group IV of the periodic table (tetravalent) and is classed as a "semiconductor" due to the fact that it is a poor conductor in a pure state. When controlled amounts of certain "impurities" are added to a semiconductor it becomes a better conductor of electricity. Depending on the type of impurity added to the basic semiconductor, its conductivity may take two different forms, called P- and N-type respectively.


N-type conductivity in a semiconductor is much like the conductivity due to the drift of free electrons in a metal. In pure silicon at room temperature there are too few free electrons to conduct current. However, there are ways of introducing free electrons into the crystal lattice as we shall


now see. Silicon is a tetravalent element, one with four valence electrons in the outer shell; all are virtually locked into place by the covalent bonds of the crystal lattice structure, as shown schematically in Figure 1a. When controlled amounts of donor impurities (Group V elements) such as phosphorus are added, the pentavalent phosphorus atoms entering the lattice structure provide extra electrons not required by the covalent bonds. These impurities are called donor impurities since they "donate" a free electron to the lattice. These donated electrons are free to drift from negative to positive across the crystal when a field is applied, as shown in Figure 1b. The "N" nomenclature for this kind of conductivity implies "negative" charge carriers.

In P-type conductivity, the charges that carry electric current across the crystal act as if they were positive charges. We know that electricity is always carried by drifting electrons in any material, and that there are no mobile positively charged carriers in a solid. Positive charge carriers can exist in gases and liquids in the form of positive ions but not in solids. The positive character of the current flow in the semiconductor crystal may be thought of as the movement of vacancies (called holes) in the covalent lattice. These holes drift from positive toward negative in an electric field, behaving as if they were positive carriers.

P-type conductivity in semiconductors result from adding acceptor impurities (Group III elements) such as boron to silicon to the semiconductor crystal. In this case, boron atoms, with three valence electrons, enter the tetravalent silicon lattice. Since the covalent bonds cannot be satisfied by only three electrons, each acceptor atom leaves a hole in the lattice which is deficient by one electron. These holes readily accept electrons introduced by external sources or created by radiation or heat, as shown in Figure 1c. Hence the name acceptor ion or acceptor impurity. When an external circuit is connected, electrons from the current source "fill up" these holes from the negative end and jump from hole to hole across the crystal or one may think of this process in a slightly different but equivalent way, that is as the displacement of positive holes toward the negative terminal. It is this drift of the positively charged holes which accounts for the term P-type conductivity.

When semiconductor regions of N- and P-type conductivities are formed in a semiconductor crystal adjacent to each other, this structure is called a PN junction. Such a junction is responsible for the action of both zener diodes and rectifier devices, and will be discussed in the next section.








Figure 1. Semiconductor Structure

THE SEMICONDUCTOR DIODE

In the forward-biased PN junction, Figure 2a, the P region is made more positive than the N region by an external circuit. Under these conditions there is a very low resistance to current flow in the circuit. This is because the holes in the positive P-type material are very readily attracted across the junction interface toward the negative N-type side.

Conversely, electrons in the N-type are readily attracted by the positive polarity in the other direction.


When a PN junction is reverse biased, the P-type side is made more negative than the N-type side. (See Figure 2b.) At voltages below the breakdown of the junction, there is very little current flow across the junction interface. At first thought one would expect no reverse current under reverse bias conditions, but several effects are responsible for this small current.

Under this condition the positive holes in the P-type semiconductor are repelled from the junction interface by the positive polarity applied to the N side, and conversely, the electrons in the N material are repelled from the interface by the negative polarity of the P side. This creates a region extending from the junction interface into both P- and N-type materials which is completely free of charge carriers, that is, the region is depleted of its charge carriers. Hence, this region is usually called the depletion region.

Although the region is free of charge *carriers*, the P-side of the depletion region will have an excess negative charge due to the presence of acceptor ions which are, of course, fixed in the lattice; while the N-side of the depletion region has an excess positive charge due to the presence of donor ions. These opposing regions of charged ions create a strong electric field across the PN junction responsible for the creation of reverse current.


The semiconductor regions are never perfect; there are always a few free electrons in P material and few holes in N material. A more significant factor, however, is the fact that great magnitudes of electron-hole pairs may be thermally generated at room temperatures in the semiconductor. When these electron-hole pairs are created within the depletion region, then the intense electric field mentioned in the above paragraph will cause a small current to flow. This small current is called the reverse saturation current, and tends to maintain a relatively constant value for a fixed temperature at all voltages. The reverse saturation current is usually negligible compared with the current flow when the junction is forward biased. Hence, we see that the PN junction, when not reverse biased beyond breakdown voltage, will conduct heavily in only one direction. When this property is utilized in a circuit we are employing the PN junction as a rectifier. Let us see how we can employ its reverse breakdown characteristics to an advantage.

As the reverse voltage is increased to a point called the voltage breakdown point and beyond, current conduction across the junction interface increases rapidly. The break from a low value of the reverse saturation current to heavy conductance is very sharp and well defined in most PN junctions. It is called the zener knee. When reverse voltages greater than the voltage breakdown point are applied to the PN junction, the voltage drop across the PN junction remains essentially constant at the value of the breakdown voltage for a relatively wide range of currents. This region beyond the voltage breakdown point is called the zener control region.



CHARGES FROM BOTH P AND N REGIONS DRIFT ACROSS JUNCTION AT VERY LOW APPLIED VOLTAGES.

(a) Forward-Based PN Junction



AT APPLIED VOLTAGES BELOW THE CRITICAL BREAKDOWN LEVEL ONLY A FEW CHARGES DRIFT ACROSS THE INTERFACE.

(b) Reverse-Biased PN Junction

Figure 2. Effects of Junction Bias

ZENER CONTROL REGION: VOLTAGE BREAKDOWN MECHANISMS

Figure 3 depicts the extension of reverse biasing to the point where voltage breakdown occurs. Although all PN junctions exhibit a voltage breakdown, it is important to know that there are two distinct voltage breakdown mechanisms. One is called *zener breakdown* and the other is called avalanche breakdown. In zener breakdown the value of breakdown voltage decreases as the PN junction temperature increases; while in avalanche breakdown the value of the breakdown voltage increases as the PN junction Typical diode breakdown temperature increases. characteristics of each category are shown in Figure 4. The factor determining which of the two breakdown mechanisms occurs is the relative concentrations of the impurities in the materials which comprise the junction. If two different resistivity P-type materials are placed against two separate but equally doped low-resistivity pieces of N-type materials, the depletion region spread in the low resistivity P-type material will be smaller than the depletion region spread in the high resistivity P-type material. Moreover, in both situations little of the resultant depletion width lies in the N material if its resistivity is low compared to the P-type material. In other words, the depletion region always spreads principally into the material having the highest resistivity. Also, the electric field (voltage per unit length) in the less resistive material is greater than the electric field in the material of greater resistivity due to the




Figure 3. Reverse Characteristic Extended to Show Breakdown Effect

presence of more ions/unit volume in the less resistive material. A junction that results in a narrow depletion region will therefore develop a high field intensity and breakdown by the zener mechanism. A junction that results in a wider depletion region and, thus, a lower field intensity will break down by the avalanche mechanism before a zener breakdown condition can be reached.

The zener mechanism can be described qualitatively as follows: because the depletion width is very small, the application of low reverse bias (5 volts or less) will cause a field across the depletion region on the order of 3 x 10^5 V/cm. A field of such high magnitude exerts a large force on the valence electrons of a silicon atom, tending to separate them




Figure 4. Typical Breakdown Diode Characteristics. Note Effects of Temperature for Each Mechanism

from their respective nuclei. Actual rupture of the covalent bonds occurs when the field approaches $3 \times 10^5 \text{V/cm}$. Thus, electron-hole pairs are generated in large numbers and a sudden increase of current is observed. Although we speak of a rupture of the atomic structure, it should be understood that this generation of electron-hole pairs may be carried on continuously as long as an external source supplies additional electrons. If a limiting resistance in the circuit external to the diode junction does not prevent the current from increasing to high values, the device may be destroyed due to overheating. The actual critical value of field causing zener breakdown is believed to be approximately 3 x 10⁵V/cm. On most commercially available silicon diodes, the maximum value of voltage breakdown by the zener mechanism is 8 volts. In order to fabricate devices with higher voltage breakdown characteristics, materials with higher resistivity, and consequently, wider depletion regions are required. These wide depletion regions hold the field strength down below the zener breakdown value $(3 \times 10^5 \text{V/cm})$. Consequently, for devices with breakdown voltage lower than 5 volts the zener mechanism predominates, between 5 and 8 volts both zener and an avalanche mechanism are involved, while above 8 volts the avalanche mechanism alone takes over.

The decrease of zener breakdown voltage as junction temperature increases can be explained in terms of the energies of the valence electrons. An increase of temperature increases the energies of the valence electrons. This weakens the bonds holding the electrons and consequently, less applied voltage is necessary to pull the valence electrons from their position around the nuclei. Thus, the breakdown voltage decreases as the temperature increases.


The dependence on temperature of the avalanche breakdown mechanism is quite different. Here the depletion region is of sufficient width that the carriers (electrons or holes) can suffer collisions before traveling the region completely i.e., the depletion region is wider than one mean-free path (the average distance a carrier can travel

before combining with a carrier of opposite conductivity). Therefore, when temperature is increased, the increased lattice vibration shortens the distance a carrier travels before colliding and thus requires a higher voltage to get it across the depletion region.

As established earlier, the applied reverse bias causes a small movement of intrinsic electrons from the P material to the potentially positive N material and intrinsic holes from the N material to the potentially negative P material (leakage current). As the applied voltage becomes larger, these electrons and holes increasingly accelerate. There are also collisions between these intrinsic particles and bound electrons as the intrinsic particles move through the depletion region. If the applied voltage is such that the intrinsic electrons do not have high velocity, then the collisions take some energy from the intrinsic particles, altering their velocity. If the applied voltage is increased, collision with a valence electron will give considerable energy to the electron and it will break free of its covalent bond. Thus, one electron by collision, has created an electron-hole pair. These secondary particles will also be accelerated and participate in collisions which generate new electron-hole pairs. This phenomenon is called carrier multiplication. Electron-hole pairs are generated so quickly and in such large numbers that there is an apparent avalanche self-sustained multiplication process graphically in Figure 5). The junction is said to be in breakdown and the current is limited only by resistance external to the junction. Zener diodes above 7 to 8 volts exhibit avalanche breakdown.

As junction temperature increases, the voltage breakdown point for the avalanche mechanism increases. This effect can be explained by considering the vibration displacement of atoms in their lattice increases, and this increased displacement corresponds to an increase in the probability that intrinsic particles in the depletion region will collide with the lattice atoms. If the probability of an intrinsic particle-atom collision increases, then the probability that a

REVERSE-BIASED PN JUNCTION IN AVALANCHE



WHEN THE APPLIED VOLTAGE IS ABOVE THE BREAKDOWN POINT, A FEW INJECTED ELECTRONS RECEIVE ENOUGH ACCELERATION FROM THE FIELD TO GENERATE NEW ELECTRONS BY COLLISION. DURING THIS PROCESS THE VOLTAGE DROP ACROSS THE JUNCTION REMAINS CONSTANT.

R_S ABSORBS EXCESS VOLTAGE.

CONSTANT VOLTAGE DROP

Figure 5. PN Junction in Avalanche Breakdown

given intrinsic particle will obtain high momentum decreases, and it follows that the low momentum intrinsic particles are less likely to ionize the lattice atoms. Naturally, increased voltage increases the acceleration of the intrinsic particles, providing higher mean momentum and more electron-hole pairs production. If the voltage is raised sufficiently, the mean momentum becomes great enough to create electron-hole pairs and carrier multiplication results. Hence, for increasing temperature, the value of the avalanche breakdown voltage increases.

VOLT-AMPERE CHARACTERISTICS

The zener volt-ampere characteristics for a typical 30 volt zener diode is illustrated in Figure 6. It shows that the zener diode conducts current in both directions; the forward current I_F being a function of forward voltage V_F . Note that I_F is small until $V_F \approx 0.65\ V$; then I_F increases very rapidly. For $V_F > 0.65\ V$ I_F is limited primarily by the circuit resistance external to the diode.




Figure 6. Zener Diode Characteristics

The reverse current is a function of the reverse voltage V_R but for most prNO TAGactical purposes is zero until the reverse voltage approaches V_Z , the PN junction breakdown voltage, at which time the reverse current increases very rapidly. Since the reverse current is small for $V_R < V_Z$, but great for $V_R > V_Z$ each of the current regions is specified by

a different symbol. For the leakage current region, i.e. non-conducting region, between 0 volts and V_Z , the reverse current is denoted by the symbol I_R ; but for the zener control region, $V_R \geq V_Z$, the reverse current is denoted by the symbol I_Z . I_R is usually specified at a reverse voltage $V_R \approx 0.8 \ V_Z$.

The PN junction breakdown voltage, V_Z , is usually called the zener voltage, regardless whether the diode is of the zener or avalanche breakdown type. Commercial zener diodes are available with zener voltages from about 1.8 V – 400 V. For most applications the zener diode is operated well into the breakdown region (I_{ZT} to I_{ZM}). Most manufacturers give an additional specification of I_{ZK} (= 5 mA in Figure 6) to indicate a minimum operating current to assure reasonable regulation.

This minimum current I_{ZK} varies in the various types of zener diodes and, consequently, is given on the data sheets. The maximum zener current I_{ZM} should be considered the maximum reverse current recommended by the manufacturer. Values of I_{ZM} are usually given in the data sheets.

Between the limits of I_{ZK} and I_{ZM} , which are 5 mA and 1400 mA (1.4 Amps) in the example of Figure 6, the voltage across the diode is essentially constant, and $\approx V_Z$. This plateau region has, however, a large positive slope such that the precise value of reverse voltage will change slightly as a function of I_Z . For any point on this plateau region one may calculate an impedance using the incremental magnitudes of the voltage and current. This impedance is usually called the zener impedance Z_Z , and is specified for most zener diodes. Most manufacturers measure the maximum zener impedance at two test points on the plateau region. The first is usually near the knee of the zener plateau, Z_{ZK} , and the latter point near the midrange of the usable zener current excursion. Two such points are illustrated in Figure 6.

This section was intended to introduce the reader to a few of the major terms used with zener diodes. A complete description of these terms may be found in chapter four. In chapter four a full discussion of zener leakage, DC breakdown, zener impedance, temperature coefficients and many other topics may be found.

ZENER DIODE FABRICATION TECHNIQUES

INTRODUCTION

A brief exposure to the techniques used in the fabrication of zener diodes can provide the engineer with additional insight using zeners in their applications. That is, an understanding of zener fabrication makes the capabilities and limitations of the zener diode more meaningful. This chapter discusses the basic steps in the fabrication of the zener from crystal growing through final testing.

ZENER DIODE WAFER FABRICATION

The major steps in the manufacture of zeners are provided in the process flow in Figure 1. It is important to point out that the manufacturing steps vary somewhat from manufacturer to manufacturer, and also vary with the type of zener diode produced. This is driven by the type of package required as well as the electrical characteristics desired. For example, alloy diffused devices provide excellent low voltage reference with low leakage characteristics but do not

have the same surge carrying capability as diffused diodes. The manufacturing process begins with the growing of high quality silicon crystals.

Crystals for ON Semiconductor zener diodes are grown using the Czochralski technique, a widely used process which begins with ultra-pure polycrystalline silicon. The polycrystalline silicon is first melted in a nonreactive crucible held at a temperature just above the melting point. A carefully controlled quantity of the desired dopant impurity, such as phosphorus or boron is added. A high quality seed crystal of the desired crystalline orientation is then lowered into the melt while rotating. A portion of this seed crystal is allowed to melt into the molten silicon. The seed is then slowly pulled and continues to rotate as it is raised from the melt. As the seed is raised, cooling takes place and material from the melt adheres to it, thus forming a single crystal ingot. With this technique, ingots with diameters of several inches can be fabricated.




Figure 1. General Flow of the Zener Diode Process




Figure 2. Basic Fabrication Steps in the Silicon Planar Process: a) oxide formation, b) selective oxide removal, c) deposition of dopant atoms, d) junction formation by diffusion of dopant atoms.

Once the single-crystal silicon ingot is grown, it is tested for doping concentration (resistivity), undesired impurity levels, and minority carrier lifetime. The ingot is then sliced into thin, circular wafers. The wafers are then chemically etched to remove saw damage and polished in a sequence of successively finer polishing grits until a mirror-like defect free surface is obtained. The wafers are then cleaned and placed in vacuum sealed wafer carriers to prevent any contamination from getting on them. At this point, the wafers are ready to begin device fabrication.

Zener diodes can be manufactured using different processing techniques such as planar processing or mesa etched processing. The majority of ON Semiconductor zener diodes are manufactured using the planar technique as shown in Figure 2.

The planar process begins by growing an ultra-clean protective silicon dioxide passivation layer. The oxide is typically grown in the temperature range of 900 to 1200 degrees celcius. Once the protective layer of silicon dioxide has been formed, it must be selectively removed from those areas into which dopant atoms will be introduced. This is done using photolithographic techniques.

First a light sensitive solution called photo resist is spun onto the wafer. The resist is then dried and a photographic negative or mask is placed over the wafer. The resist is then exposed to ultraviolet light causing the molecules in it to cross link or polymerize becoming very rigid. Those areas of the wafer that are protected by opaque portions of the mask are not exposed and are developed away. The oxide is then etched forming the exposed regions in which the dopant will be introduced. The remaining resist is then removed and the wafers carefully cleaned for the doping steps.

Dopant is then introduced onto the wafer surface using various techniques such as aluminum alloy for low voltage devices, ion-implantation, spin-on dopants, or chemical vapor deposition. Once the dopant is deposited, the junctions are formed in a subsequent high temperature (1100 to 1250 degrees celcius are typical) drive-in. The resultant junction profile is determined by the background concentration of the starting substrate, the amount of dopant placed at the surface, and amount of time and temperature used during the dopant drive-in. This junction profile determines the electrical characteristics of the device. During the drive-in cycle, additional passivation oxide is grown providing additional protection for the devices.

After junction formation, the wafers are then processed through what is called a getter process. The getter step utilizes high temperature and slight stress provided by a highly doped phosphosilicate glass layer introduced into the backside of the wafers. This causes any contaminants in the area of the junction to diffuse away from the region. This serves to improve the reverse leakage characteristic and the stability of the device. Following the getter process, a second photo resist step opens the contact area in which the anode metallization is deposited.

Metal systems for ON Semiconductor's zener diodes are determined by the requirements of the package. The metal systems are deposited in ultra-clean vacuum chambers utilizing electron-beam evaporation techniques. Once the metal is deposited, photo resist processing is utilized to form the desired patterns. The wafers are then lapped to their final thickness and the cathode metallization deposited using the same e-beam process.

The quality of the wafers is closely monitored throughout the process by using statistical process control techniques and careful microscopic inspections at critical steps. Special wafer handling equipment is used throughout the manufacturing process to minimize contamination and to avoid damaging the wafers in any way. This further enhances the quality and stability of the devices.

Upon completion of the fabrication steps, the wafers are electrically probed, inspected, and packaged for shipment to the assembly operations. All ON Semiconductor zener diode product is sawn using 100% saw-through techniques stringently developed to provide high quality silicon die.

ZENER DIODE ASSEMBLY

Surmetic 30, 40 and MOSORB

The plastic packages (Surmetic 30, 40 and MOSORBs) are assembled using oxygen free high conductivity copper leads for efficient heat transfer from the die and allowing maximum power dissipation with a minimum of external heatsinking. Figure 3 shows typical assembly. The leads are of nail head construction, soldered directly to the die, which further enhances the heat dissipating capabilities of the package.

The Surmetic 30s, 40s and MOSORBs are basically assembled in the same manner; the only difference being the MOSORBs are soldered together using a solder disc between the lead and die whereas the Surmetic 30s and Surmetic 40s utilize pre-soldered leads.

Assembly is started on the Surmetic 30 and 40 by loading the leads into assembly boats and pre-soldering the nail heads. After pre-soldering, one die is then placed into each cavity of one assembly boat and another assembly boat is then mated to it. Since the MOSORBs do not use pre-soldered leads, the leads are put into the assembly boat,

a solder disc is placed into each cavity and then a die is put in on top. A solder disc is put in on top of the die. Another assembly boat containing only leads is mated to the boat containing the leads, die, and two solder discs. The boats are passed through the assembly furnace; this operation requires only one pass through the furnace.

After assembly, the leads on the Surmetic 30s, 40s and MOSORBs are plated with a tin-lead alloy making them readily solderable and corrosion resistant.

Double Slug (DO-35 and DO-41)

Double slugs receive their name from the dumet slugs, one attached to one end of each lead. These slugs sandwich the pre-tinned die between them and are hermetically sealed to the glass envelope or body during assembly. Figure 4 shows typical assembly.

The assembly begins with the copper clad steel leads being loaded into assembly "boats." Every other boat load of leads has a glass body set over the slug. A pre-tinned die is placed into each glass body and the other boat load of leads is mated to the boat holding the leads, body and die. These mated boats are then placed into the assembly furnace where the total mass is heated. Each glass body melts; and as the boat proceeds through the cooling portion of the furnace chamber, the tin which has wetted to each slug solidifies forming a bond between the die and both slugs. The glass hardens, attaching itself to the sides of the two slugs forming the hermetic seal. The above illustrates how the diodes are completely assembled using a single furnace pass minimizing assembly problems.

The encapsulated devices are then processed through lead finish. This consists of dipping the leads in molten tin/lead solder alloy. The solder dipped leads produce an external finish which is tarnish-resistant and very solderable.




Figure 3. Double-Slug Plastic Zener Construction




Figure 4. Double Slug Glass Zener Construction

ZENER DIODE TEST, MARK AND PACKAGING

Double Slug, Surmetic 30, 40 and MOSORB

After lead finish, all products are final tested, whether they are double slug or of Surmetic construction, all are 100 percent final tested for zener voltage, leakage current, impedance and forward voltage drop.

Process average testing is used which is based upon the averages of the previous lots for a given voltage line and package type. Histograms are generated for the various parameters as the units are being tested to ensure that the lot is testing well to the process average and compared against other lots of the same voltage.

After testing, the units are marked as required by the specification. The markers are equipped to polarity orient the devices as well as perform 100% redundant test prior to packaging.

After marking, the units are packaged either in "bulk" form or taped and reeled or taped and ammo packed to accommodate automatic insertion.

RELIABILITY

INTRODUCTION

ON Semiconductor's Quality System maintains "continuous product improvement" goals in all phases of the operation. Statistical process control (SPC), quality control sampling, reliability audits and accelerated stress testing techniques monitor the quality and reliability of its products. Management and engineering skills are continuously upgraded through training programs. This maintains a unified focus on Six Sigma quality and reliability from the inception of the product to final customer use.

STATISTICAL PROCESS CONTROL

ON Semiconductor's Discrete Group is continually pursuing new ways to improve product quality. Initial design improvement is one method that can be used to produce a superior product. Equally important to outgoing product quality is the ability to produce product that consistently conforms to specification. Process variability is the basic enemy of semiconductor manufacturing since it leads to product variability. Used in all phases of ON Semiconductor's manufacturing, product STATISTICAL PROCESS CONTROL (SPC) replaces variability with predictability. The traditional philosophy in the semiconductor industry has been adherence to the data sheet specification. Using SPC methods assures the product will meet specific process requirements throughout the manufacturing cycle. The emphasis is on defect prevention, not detection. Predictability through SPC methods requires the manufacturing culture to focus on constant and permanent improvements. Usually these improvements cannot be bought with state-of-the-art equipment or automated factories. With quality in design, process and material selection, coupled with manufacturing predictability, ON Semiconductor can produce world class products.

The immediate effect of SPC manufacturing is predictability through process controls. Product centered and distributed well within the product specification benefits ON Semiconductor with fewer rejects, improved yields and lower cost. The direct benefit to ON Semiconductor's customers includes better incoming quality levels, less inspection time and ship-to-stock capability. Circuit performance is often dependent on the cumulative effect of component variability. Tightly controlled component distributions give the customer greater circuit predictability. Many customers are also converting to just-in-time (JIT) delivery programs. These programs require improvements in cycle time and yield predictability achievable only through SPC techniques. The benefit derived from SPC helps the manufacturer meet the customer's expectations of higher quality and lower cost product.


Ultimately, ON Semiconductor will have Six Sigma capability on all products. This means parametric

distributions will be centered within the specification limits with a product distribution of plus or minus Six Sigma about mean. Six Sigma capability, shown graphically in Figure 1, details the benefit in terms of yield and outgoing quality levels. This compares a centered distribution versus a 1.5 sigma worst case distribution shift.

New product development at ON Semiconductor requires more robust design features that make them less sensitive to minor variations in processing. These features make the implementation of SPC much easier.

A complete commitment to SPC is present throughout ON Semiconductor. All managers, engineers, production operators, supervisors and maintenance personnel have received multiple training courses on SPC techniques. Manufacturing has identified 22 wafer processing and 8 assembly steps considered critical to the processing of zener products. Processes, controlled by SPC methods, that have shown significant improvement are in the diffusion, photolithography and metallization areas.

To better understand SPC principles, brief explanations have been provided. These cover process capability, implementation and use.




Distribution Centered At \pm 3 σ 2700 ppm defective 99.73% yield	Distribution Shifted \pm 1.5 66810 ppm defective 93.32% yield
At \pm 4 σ 63 ppm defective 99.9937% yield	6210 ppm defective 99.379% yield
At \pm 5 σ 0.57 ppm defective 99.999943% yield	233 ppm defective 99.9767% yield
At \pm 6 σ 0.002 ppm defective 99.999998% yield	3.4 ppm defective

Figure 1. AOQL and Yield from a Normal Distribution of Product With 6 σ Capability

PROCESS CAPABILITY

One goal of SPC is to ensure a process is **CAPABLE**. Process capability is the measurement of a process to products consistently to specification requirements. The purpose of a process capability study is to separate the inherent RANDOM VARIABILITY from ASSIGNABLE CAUSES. Once completed, steps are taken to identify and eliminate the most significant assignable causes. Random variability is generally present in the system and does not fluctuate. Sometimes, these are considered basic limitations associated with the machinery, materials, personnel skills or manufacturing methods. Assignable cause inconsistencies relate to time variations in yield, performance or reliability.



Process "under control" – all assignable causes are removed and future distribution is predictable.

Figure 2. Impact of Assignable Causes on Process Predictable




Figure 3. Difference Between Process Control and Process Capability

Traditionally, assignable causes appear to be random due to the lack of close examination or analysis. Figure 2 shows the impact on predictability that assignable cause can have. Figure 3 shows the difference between process control and process capability.

A process capability study involves taking periodic samples from the process under controlled conditions. The performance characteristics of these samples are charted against time. In time, assignable causes can be identified and engineered out. Careful documentation of the process is key to accurate diagnosis and successful removal of the assignable causes. Sometimes, the assignable causes will remain unclear requiring prolonged experimentation.

Elements which measure process variation control and capability are Cp and Cpk respectively. Cp is the specification width divided by the process width or Cp = (specification width) / 6 σ . Cpk is the absolute value of the closest specification value to the mean, minus the mean, divided by half the process width or Cpk = | closest specification — \overline{X} / 3σ .

At ON Semiconductor, for critical parameters, the process capability is acceptable with a Cpk=1.33. The desired process capability is a Cpk=2 and the ideal is a Cpk=5. Cpk, by definition, shows where the current production process fits with relationship to the specification limits. Off center distributions or excessive process variability will result in less than optimum conditions.

SPC IMPLEMENTATION AND USE

The Discrete Group uses many parameters that show conformance to specification. Some parameters are sensitive to process variations while others remain constant for a given product line. Often, specific parameters are influenced when changes to other parameters occur. It is both impractical and unnecessary to monitor all parameters using SPC methods. Only critical parameters that are sensitive to process variability are chosen for SPC monitoring. The process steps affecting these critical parameters must be identified also. It is equally important to find a measurement in these process steps that correlates with product performance. This is called a critical process parameter.

Once the critical process parameters are selected, a sample plan must be determined. The samples used for measurement organized **RATIONAL** are into **SUBGROUPS** of approximately 2 to 5 pieces. The subgroup size should be such that variation among the samples within the subgroup remain small. All samples must come from the same source e.g., the same mold press operator, etc.. Subgroup data should be collected at appropriate time intervals to detect variations in the process. As the process begins to show improved stability, the interval may be increased. The data collected must be carefully documented and maintained for later correlation. Examples of common documentation entries would include operator, machine, time, settings, product type, etc..




Figure 4. Example of Process Control Chart Showing Oven Temperature Data

Once the plan is established, data collection may begin. The data collected will generate \overline{X} and R values that are plotted with respect to time. \overline{X} refers to the mean of the values within a given subgroup, while R is the range or greatest value minus least value. When approximately 20 or more \overline{X} and R values have been generated, the average of these values is computed as follows:

$$\overline{\overline{X}} = (\overline{X} + \overline{X}2 + \overline{X}3 + ...)/K$$

$$\overline{R} = (R1 + R2 + R3 + ...)/K$$

where K = the number of subgroups measured.

The values of \overline{X} and \overline{R} are used to create the process control chart. Control charts are the primary SPC tool used to signal a problem. Shown in Figure 4, process control charts show \overline{X} and R values with respect to time and concerning reference to upper and lower control limit values. Control limits are computed as follows:

R upper control limit = $UCL_R = D4 \overline{R}$ R lower control limit $LCL_R = D3 \overline{R}$ \overline{X} upper control limit = $UCL_X = \overline{\overline{X}} + A2 \overline{R}$ \overline{X} lower control limit = $LCL_X = \overline{\overline{X}} - A$

Where D4, D3 and A2 are constants varying by sample size, with values for sample sizes from 2 to 10 shown in the following partial table:

Control charts are used to monitor the variability of critical process parameters. The R chart shows basic

problems with piece to piece variability related to the process. The X chart can often identify changes in people, machines, methods, etc. The source of the variability can be difficult to find and may require experimental design techniques to identify assignable causes.

Some general rules have been established to help determine when a process is **OUT-OF-CONTROL**. Figure 5a shows a control chart subdivided into zones A, B, and C corresponding to 3 sigma, 2 sigma, and 1 sigma limits respectively. In Figure 5b through Figure 5e four of the tests that can be used to identify excessive variability and the presence of assignable causes are shown. As familiarity with a given process increases, more subtle tests may be employed successfully.

Once the variability is identified, the cause of the variability must be determined. Normally, only a few factors have a significant impact on the total variability of the process. The importance of correctly identifying these factors is stressed in the following example. Suppose a process variability depends on the variance of five factors A, B, C, D and E. Each has a variance of 5, 3, 2, 1 and 0.4 respectively.

Since:

$$\sigma \text{ tot} = \sqrt{\sigma A^2 + \sigma B^2 + \sigma C^2 + \sigma D^2 + \sigma E^2}$$

$$\sigma \text{ tot} = \sqrt{5^2 + 3^2 + 2^2 + 1^2 + (0.4)^2} = 6.3$$

n	2	3	4	5	6	7	8	9	10
D_4	3.27	2.57	2.28	2.11	2.00	1.92	1.86	1.82	1.78
D_3	*	*	*	*	*	80.0	0.14	0.18	0.22
A_2	1.88	1.02	0.73	0.58	0.48	0.42	0.37	0.34	0.31

^{*} For sample sizes below 7, the LCL_R would technically be a negative number; in those cases there is no lower control limit; this means that for a subgroup size 6, six "identical" measurements would not be unreasonable.

Now if only D is identified and eliminated then;

s tot =
$$\sqrt{5^2 + 3^2 + 2^2 + (0.4)^2}$$
 = 6.2

This results in less than 2% total variability improvement. If B, C and D were eliminated, then;

$$\sigma \text{ tot} = \sqrt{5^2 + (0.4)^2} = 5.02$$

This gives a considerably better improvement of 23%. If only A is identified and reduced from 5 to 2, then;

$$\sigma \text{ tot} = \sqrt{2^2 + 3^2 + 2^2 + 1^2 + (0.4)^2} = 4.3$$

Identifying and improving the variability from 5 to 2 gives us a total variability improvement of nearly 40%.

Most techniques may be employed to identify the primary assignable cause(s). Out-of-control conditions may be correlated to documented process changes. The product may be analyzed in detail using best versus worst part comparisons or Product Analysis Lab equipment. Multi-variance analysis can be used to determine the family of variation (positional, critical or temporal). Lastly, experiments may be run to test theoretical or factorial analysis. Whatever method is used, assignable causes must

UCL	
	ZONE A (+ 3 SIGMA)
_	ZONE B (+ 2 SIGMA)
CENTERLINE	ZONE C (+ 1 SIGMA)
	ZONE C (- 1 SIGMA)
_	ZONE B (- 2 SIGMA)
I CI	ZONE A (- 3 SIGMA)
_ LOL	

Figure 5a. Control Chart Zones




Figure 5c. Two Out of Three Points in Zone A or Beyond Indicating Excessive Variability

be identified and eliminated in the most expeditious manner possible.

After assignable causes have been eliminated, new control limits are calculated to provide a more challenging variability criteria for the process. As yields and variability improve, it may become more difficult to detect improvements because they become much smaller. When all assignable causes have been eliminated and the points remain within control limits for 25 groups, the process is said to be in a state of control.

SUMMARY

ON Semiconductor is committed to the use of STATISTICAL PROCESS CONTROLS. These principles, used throughout manufacturing, have already resulted in many significant improvements to the processes. Continued dedication to the SPC culture will allow ON Semiconductor to reach the Six Sigma and zero defect capability goals. SPC will further enhance the commitment to **TOTAL CUSTOMER SATISFACTION**.




Figure 5b. One Point Outside Control Limit Indicating Excessive Variability




Figure 5d. Four Out of Five Points in Zone B or Beyond Indicating Excessive Variability




Figure 5e. Seven Out of Eight Points in Zone C or Beyond Indicating Excessive Variability

RELIABILITY STRESS TESTS

The following gives brief descriptions of the reliability tests commonly used in the reliability monitoring program. Not all of the tests listed are performed on each product. Other tests may be performed when appropriate. In addition some form of preconditioning may be used in conjunction with the following tests.

AUTOCLAVE (aka, PRESSURE COOKER)

Autoclave is an environmental test which measures device resistance to moisture penetration and the resultant effects of galvanic corrosion. Autoclave is a highly accelerated and destructive test.

Typical Test Conditions: $T_A = 121$ °C, rh = 100%, p = 1 atmosphere (15 psig), t = 24 to 96 hours

Common Failure Modes: Parametric shifts, high leakage and/or catastrophic

Common Failure Mechanisms: Die corrosion or contaminants such as foreign material on or within the package materials. Poor package sealing

HIGH HUMIDITY HIGH TEMPERATURE BIAS (H3TB or H3TRB)

This is an environmental test designed to measure the moisture resistance of plastic encapsulated devices. A bias is applied to create an electrolytic cell necessary to accelerate corrosion of the die metallization. With time, this is a catastrophically destructive test.

Typical Test Conditions: $T_A = 85^{\circ}\text{C}$ to 95°C, rh = 85% to 95%, Bias = 80% to 100% of Data Book max. rating, t = 96 to 1750 hours

Common Failure Modes: Parametric shifts, high leakage and/or catastrophic

Common Failure Mechanisms: Die corrosion or contaminants such as foreign material on or within the package materials. Poor package sealing

Military Reference: MIL-STD-750, Method 1042

HIGH TEMPERATURE REVERSE BIAS (HTRB)

The purpose of this test is to align mobile ions by means of temperature and voltage stress to form a high-current leakage path between two or more junctions.

Typical Test Conditions: $T_A = 85^{\circ}\text{C}$ to 150°C , Bias = 80% to 100% of Data Book max. rating, t = 120 to 1000 hours

Common Failure Modes: Parametric shifts in leakage Common Failure Mechanisms: Ionic contamination on the surface or under the metallization of the die Military Reference: MIL-STD-750, Method 1039

HIGH TEMPERATURE STORAGE LIFE (HTSL)

High temperature storage life testing is performed to accelerate failure mechanisms which are thermally activated through the application of extreme temperatures.

Typical Test Conditions: $T_A = 70$ °C to 200°C, no bias, t = 24 to 2500 hours

Common Failure Modes: Parametric shifts in leakage **Common Failure Mechanisms**: Bulk die and diffusion defects

Military Reference: MIL-STD-750, Method 1032

INTERMITTENT OPERATING LIFE (IOL)

The purpose of this test is the same as SSOL in addition to checking the integrity of both wire and die bonds by means of thermal stressing.

Typical Test Conditions: $T_A = 25^{\circ}C$, Pd = Data Book maximum rating, $T_{on} = T_{off} = \Delta$ of 50°C to 100°C, t = 42 to 30000 cycles

Common Failure Modes: Parametric shifts and catastrophic

Common Failure Mechanisms: Foreign material, crack and bulk die defects, metallization, wire and die bond defects

Military Reference: MIL-STD-750, Method 1037

MECHANICAL SHOCK

This test is used to determine the ability of the device to withstand a sudden change in mechanical stress due to abrupt changes in motion as seen in handling, transportation, or actual use.

Typical Test Conditions: Acceleration = 1500 g's, Orientation = X_1 , Y_1 , Y_2 plane, t = 0.5 msec, Blows = 5 **Common Failure Modes:** Open, short, excessive leakage, mechanical failure

Common Failure Mechanisms: Die and wire bonds, cracked die, package defects

Military Reference: MIL-STD-750, Method 2015

MOISTURE RESISTANCE

The purpose of this test is to evaluate the moisture resistance of components under temperature/humidity conditions typical of tropical environments.

Typical Test Conditions: $T_A = -10^{\circ}\text{C}$ to 65°C, rh = 80% to 98%, t = 24 hours/cycle, cycle = 10

Common Failure Modes: Parametric shifts in leakage and mechanical failure

Common Failure Mechanisms: Corrosion or contaminants on or within the package materials. Poor package sealing

Military Reference: MIL-STD-750, Method 1021

SOLDERABILITY

The purpose of this test is to measure the ability of device leads/terminals to be soldered after an extended period of storage (shelf life).

Typical Test Conditions: Steam aging = 8 hours, Flux = R, Solder = Sn60, Sn63

Common Failure Modes: Pin holes, dewetting, non-wetting

Common Failure Mechanisms: Poor plating, contaminated leads

Military Reference: MIL-STD-750, Method 2026

SOLDER HEAT

This test is used to measure the ability of a device to withstand the temperatures as may be seen in wave soldering operations. Electrical testing is the endpoint criterion for this stress.

Typical Test Conditions: Solder Temperature = 260°C, t = 10 seconds

Common Failure Modes: Parameter shifts, mechanical failure

Common Failure Mechanisms: Poor package design **Military Reference**: MIL-STD-750, Method 2031

STEADY STATE OPERATING LIFE (SSOL)

The purpose of this test is to evaluate the bulk stability of the die and to generate defects resulting from manufacturing aberrations that are manifested as time and stress-dependent failures.

Typical Test Conditions: $T_A = 25$ °C, $P_D = Data$ Book maximum rating, t = 16 to 1000 hours

Common Failure Modes: Parametric shifts and catastrophic

Common Failure Mechanisms: Foreign material, crack die, bulk die, metallization, wire and die bond defects **Military Reference:** MIL-STD-750, Method 1026

TEMPERATURE CYCLING (AIR TO AIR)

The purpose of this test is to evaluate the ability of the device to withstand both exposure to extreme temperatures

and transitions between temperature extremes. This testing will also expose excessive thermal mismatch between materials.

Typical Test Conditions: $T_A = -65^{\circ}\text{C}$ to 200°C, cycle = 10 to 1000

Common Failure Modes: Parametric shifts and catastrophic

Common Failure Mechanisms: Wire bond, cracked or lifted die and package failure

Military Reference: MIL-STD-750, Method 1051

THERMAL SHOCK (LIQUID TO LIQUID)

The purpose of this test is to evaluate the ability of the device to withstand both exposure to extreme temperatures and sudden transitions between temperature extremes. This testing will also expose excessive thermal mismatch between materials.

Typical Test Conditions: $T_A = 0$ °C to 100°C, cycles = 10 to 1000

Common Failure Modes: Parametric shifts and catastrophic

Common Failure Mechanisms: Wire bond, cracked or lifted die and package failure

Military Reference: MIL-STD-750, Method 1056

VARIABLE FREQUENCY VIBRATION

This test is used to examine the ability of the device to withstand deterioration due to mechanical resonance.

Typical Test Conditions: Peak acceleration = 20 g's, Frequency range = 20 Hz to 20 kHz, t = 48 minutes. **Common Failure Modes**: Open, short, excessive

leakage, mechanical failure

Common Failure Mechanisms: Die and wire bonds, cracked die, package defects

Military Reference: MIL-STD-750, Method 2056

ZENER DIODE CHARACTERISTICS

INTRODUCTION

At first glance the zener diode is a simple device consisting of one P-N junction with controlled breakdown voltage properties. However, when considerations are given to the variations of temperature coefficient, zener impedance, thermal time response, and capacitance, all of which are a function of the breakdown voltage (from 1.8 to 400 V), a much more complicated picture arises. In addition to the voltage spectrum, a variety of power packages are on the market with a variation of dice area inside the encapsulation.

This chapter is devoted to sorting out the important considerations in a "typical" fashion. For exact details, the data sheets must be consulted. However, much of the information contained herein is supplemental to the data sheet curves and will broaden your understanding of zener diode behavior.

Specifically, the following main subjects will be detailed:

Basic DC Volt-Ampere Characteristics

Impedance versus Voltage and Current

Temperature Coefficient versus Voltage and Current

Power Derating

Mounting

Thermal Time Response – Effective Thermal Impedance Surge Capabilities

Frequency Response – Capacitance and Switching Effects

BASIC ZENER DIODE DC VOLT-AMPERE CHARACTERISTICS

Reverse and forward volt-ampere curves are represented in Figure 1 for a typical zener diode. The three areas – forward, leakage, and breakdown – will each be examined.

FORWARD DC CHARACTERISTICS

The forward characteristics of a zener diode are essentially identical with an "ordinary" rectifier and is shown in Figure 2. The volt-ampere curve follows the basic diode equation of $I_F=I_R e^{qV/KT}$ where KT/q equals about 0.026 volts at room temperature and I_R (reverse leakage current) is dependent upon the doping levels of the P-N junction as well as the area. The actual plot of V_F versus I_F deviates from the theoretical due to slightly "fixed" series resistance of the lead wire, bonding contacts and some bulk effects in the silicon.




Figure 1. Typical Zener Diode DC V-I Characteristics (Not to Scale)

While the common form of the diode equation suggests that I_R is constant, in fact I_R is itself strongly temperature dependent. The rapid increase in I_R with increasing temperature dominates the decrease contributed by the exponential term in the diode equation. As a result, the forward current increases with increasing temperature. Figure 2 shows a forward characteristic temperature dependence for a typical zener. These curves indicate that for a constant current, an increase in temperature causes a decrease in forward voltage. The voltage temperature coefficient values are typically in the range of -1.4 to $-2 \, \text{mV/}^\circ\text{C}$.




Figure 2. Typical Forward Characteristics of Zener Diodes

LEAKAGE DC CHARACTERISTICS

When reverse voltage less than the breakdown is applied to a zener diode, the behavior of current is similar to any back-biased silicon P-N junction. Ideally, the reverse current would reach a level at about one volt reverse voltage and remain constant until breakdown is reached. There are both theoretical and practical reasons why the typical V-I curve will have a definite slope to it as seen in Figure 3. Multiplication effects and charge generation sites are present in a zener diode which dictate that reverse current (even at low voltages) will increase with voltage. In addition, surface charges are ever present across P-N junctions which appear to be resistive in nature.

The leakage currents are generally less than one microampere at 150°C except with some large area devices. Quite often a leakage specification at 80% or so of breakdown voltage is used to assure low reverse currents.




Figure 3. Typical Leakage Current versus Voltage

VOLTAGE BREAKDOWN

At some definite reverse voltage, depending on the doping levels (resistivity) of the P-N junction, the current will begin to avalanche. This is the so-called "zener" or "breakdown" area and is where the device is usually biased during use. A typical family of breakdown curves showing the effect of temperature is illustrated in Figure 4.

Between the minimum currents shown in Figure 4 and the leakage currents, there is the "knee" region. The avalanche mechanism may not occur simultaneously across the entire area of the P-N junction, but first at one microscopic site, then at an increasing number of sites as further voltage is applied. This action can be accounted for by the "microplasma discharge" theory and correlates with several breakdown characteristics.




Figure 4. Typical Zener Characteristic Variation with Temperature

An exaggerated view of the knee region is shown in Figure 5. As can be seen, the breakdown or avalanche current does not increase suddenly, but consists of a series of smoothly rising current versus voltage increments each with a sudden break point.




Figure 5. Exaggerated V-I Characteristics of the Knee Region

At the lowest point, the zener resistance (slope of the curve) would test high, but as current continues to climb, the resistance decreases. It is as though each discharge site has high resistance with each succeeding site being in parallel until the total resistance is very small.

In addition to the resistive effects, the micro plasmas may act as noise generators. The exact process of manufacturing affects how high the noise will be, but in any event there will be some noise at the knee, and it will diminish considerably as current is allowed to increase.

Since the zener impedance and the temperature coefficient are of prime importance when using the zener diode as a reference device, the next two sections will expand on these points.

ZENER IMPEDANCE

The slope of the V_Z-I_Z curve (in breakdown) is defined as zener impedance or resistance. The measurement is generally done with a 60 Hz (on modern, computerized equipment this test is being done at 1 kHz) current variation whose value is 10% in rms of the dc value of the current. (That is, ΔI_Z peak to peak = 0.282 I_Z .) This is really not a small signal measurement but is convenient to use and gives repeatable results.

The zener impedance always decreases as current increases, although at very high currents (usually beyond I_Z max) the impedance will approach a constant. In contrast, the zener impedance decreases very rapidly with increasing current in the knee region. On Semiconductor specifies most zener diode impedances at two points: I_{ZT} and I_{ZK} . The term I_{ZT} usually is at the quarter power point, and I_{ZK} is an arbitrary low value in the knee region. Between these two points a plot of impedance versus current on a log-log scale is close to a straight line. Figure 6 shows a typical plot of Z_Z versus I_Z for a 20 volt–500 mW zener. The worst case impedance between I_{ZT} and I_{ZK} could be approximated by assuming a straight line function on a log-log plot; however, at currents above I_{ZT} or below I_{ZK} a projection of this line may give erroneous values.




Figure 6. Zener Impedance versus Zener Current

The impedance variation with voltage is much more complex. First of all, zeners below 6 volts or so exhibit "field emission" breakdown converting to "avalanche" at higher currents. The two breakdowns behave somewhat differently with "field emission" associated with high impedance and negative temperature coefficients and "avalanche" with lower impedance and positive temperature coefficients.

A V-I plot of several low voltage 500 mW zener diodes is shown in Figure 7. It is seen that at some given current (higher for the lower voltage types) there is a fairly sudden decrease in the slope of $\Delta V/\Delta I$. Apparently, this current is the transition from one type of breakdown to the other. Above 6 volts the curves would show a gradual decrease of $\Delta V/\Delta I$ rather than an abrupt change, as current is increased.




Figure 7. Zener Current versus Zener Voltage (Low Voltage Region)

Possibly the plots shown in Figure 8 of zener impedance versus voltage at several constant I_Z 's more clearly points out this effect. It is obvious that zener diodes whose breakdowns are about 7 volts will have remarkably low impedance.





Figure 8. Dynamic Zener Impedance (Typical) versus Zener Voltage

However, this is not the whole picture. A zener diode figure of merit as a regulator could be Z_7/V_7 . This would give some idea of what percentage change of voltage could be expected for some given change in current. Of course, a low Z_Z/V_Z is desirable. Generally zener current must be decreased as voltage is increased to prevent excessive power dissipation; hence zener impedance will rise even higher and the "figure of merit" will become higher as voltage increases. This is the case with I_{ZT} taken as the test point. However, if IZK is used as a comparison level in those devices which keep a constant IZK over a large range of voltage, the "figure of merit" will exhibit a bowl-shaped curve - first decreasing and then increasing as voltage is increased. Typical plots are shown in Figure 9. The conclusion can be reached that for uses where wide swings of current may occur and the quiescent bias current must be high, the lower voltage zener will provide best regulation,

but for low power applications, the best performance could be obtained between 50 and 100 volts.



(NOTE: CURVE IS APPROXIMATE, ACTUAL $Z_{Z(MAX)}$ IS ROUNDED OFF TO NEAREST WHOLE NUMBER ON A DATA SHEET)

Figure 9. Figure of Merit: Z_{Z(Max)}/V_Z versus V_Z (400 mW & 10 W Zeners)

TEMPERATURE COEFFICIENT

Below three volts and above eight volts the zener voltage change due to temperature is nearly a straight line function and is almost independent of current (disregarding self-heating effects). However, between three and eight volts the temperature coefficients are not a simple affair. A typical plot of T_C versus V_Z is shown in Figure 10.




Figure 10. Temperature Coefficient versus Zener Voltage at 25°C Conditions Typical

Any attempt to predict voltage changes as temperature changes would be very difficult on a "typical" basis. (This, of course, is true to a lesser degree below three volts and above eight volts since the curve shown is a typical one and slight deviations will exist with a particular zener diode.) For example, a zener which is 5 volts at 25°C could be from 4.9 to 5.05 volts at 75°C depending on the current level. Whereas, a zener which is 9 volts at 25°C would be close to

9.3 volts at 75°C for all useful current levels (disregarding impedance effects).

As was mentioned, the situation is further complicated by the normal deviation of T_C at a given current. For example, for 7.5 mA the normal spread of T_C (expressed in %/°C) is shown in Figure 11. This is based on limited samples and in no manner implies that all On Semiconductor zeners between 2 and 12 volts will exhibit this behavior. At other current levels similar deviations would occur.




Figure 11. Temperature Coefficient Spread versus Zener Voltage

Obviously, all of these factors make it very difficult to attempt any calculation of precise voltage shift due to temperature. Except in devices with specified maximum T.C., no "worse case" design is possible. Information concerning the On Semiconductor temperature compensated or reference diodes is given in Chapter 4.

Typical temperature characteristics for a broad range of voltages is illustrated in Figure 12. This graphically shows the significant change in voltage for high voltage devices (about a 20 volt increase for a 100°C increase on a 200 volt device).




Figure 12. Typical Temperature Characteristics

POWER DERATING AND MOUNTING

The zener diode like any other semiconductor has a maximum junction temperature. This limit is somewhat arbitrary and is set from a reliability viewpoint. Most semiconductors exhibit an increasing failure rate as temperature increases. At some temperature, the solder will melt or soften and the failure rate soars. The 175°C to 200°C junction temperature rating is quite safe from solder failures and still has a very low failure rate.

In order that power dissipated in the device will never cause the junction to rise beyond 175°C or 200°C (depending on the device), the relation between temperature rise and power must be known. Of course, the thermal resistance ($R_{\theta JA}$ or $R_{\theta JL}$) is the factor which relates power and temperature in the well known "Thermal Ohm's Law" relation:

$$\Delta T = T_J - T_A = R_{\theta JA} P_Z \tag{1}$$

and $\Delta T = T_J - T_L = R_{\theta J L} P_Z$ (2)

where

 T_J = Junction temperature T_A = Ambient temperature T_L = Lead temperature

 $R_{\theta JA}$ = Thermal resistance junction to ambient

 $R_{\theta JL}$ = Thermal resistance junction to lead

P_Z = Zener power dissipation

Obviously, if ambient or lead temperature is known and the appropriate thermal resistance for a given device is known, the junction temperature could be precisely calculated by simply measuring the zener dc current and voltage ($P_Z = I_Z V_Z$). This would be helpful to calculate voltage change versus temperature. However, only maximum and typical values of thermal resistance are given for a family of zener diodes. So only "worst case" or typical information could be obtained as to voltage changes.

The relations of equations 1 and 2 are usually expressed as a graphical derating of power versus the appropriate temperature. Maximum thermal resistance is used to generate the slope of the curve. An example of a 400 milliwatt device derated to the ambient temperature and a 1 watt device derated to the lead temperature are shown in Figures 13 and 14.




Figure 13. 400 mW Power Temperature

Derating Curve




Figure 14. Power Temperature Derating Curve

A lead mounted device can have its power rating increased by shortening the lead length and "heatsinking" the ends of the leads. This effect is shown in Figure 15, for the 1N4728, 1 watt zener diode.

Each zener has a derating curve on its data sheet and steady state power can be set properly. However, temperature increases due to pulse use are not so easily calculated. The use of "Transient Thermal Resistance" would be required. The next section expounds upon transient thermal behavior as a function of time and surge power.




Figure 15. Typical 1N4728 Thermal Resistance versus Lead Length

THERMAL TIME RESPONSE

Early studies of zener diodes indicated that a "thermal time constant" existed which allowed calculation of temperature rise as a function of power pulse height, width, and duty cycle. More precise measurements have shown that temperature response as a function of time cannot be represented as a simple time constant. Although as shown in the preceding section, the steady state conditions are analogous in every way to an electrical resistance; a simple "thermal capacitance" placed across the resistor is not the true equivalent circuit. Probably a series of parallel R-C

networks or lumped constants representing a thermal transmission line would be more accurate.

Fortunately a concept has developed in the industry wherein the exact thermal equivalent circuit need not be found. If one simply accepts the concept of a thermal resistance which varies with time in a predictable manner, the situation becomes very practical. For each family of zener diodes, a "worst case" transient thermal resistance curve may be generated.

The main use of this transient $R_{\theta JL}$ curve is when the zener is used as a clipper or a protective device. First of all, the power wave shape must be constructed. (Note, even though the power-transient thermal resistance indicates reasonable junction temperatures, the device still may fail if the peak current exceeds certain values. Apparently a current crowding effect occurs which causes the zener to short. This is discussed further in this section.)

TRANSIENT POWER-TEMPERATURE EFFECTS

A typical transient thermal resistance curve is shown in Figure 16. This is for a lead mounted device and shows the effect of lead length to an essentially infinite heatsink.

To calculate the temperature rise, the power surge wave shape must be approximated by its rectangular equivalent as shown in Figure 17. In case of an essentially non-recurrent pulse, there would be just one pulse, and $\Delta T = R_{\theta T1} \; P_p.$ In the general case, it can be shown that

$$\Delta T = [DR_{\theta JA} \ (ss) + (1-D) \ R_{\theta T1 \ + \ T} + R_{\theta T1} - R_{\theta T}] \ P_P$$
 where

D = Duty cycle in percent

 $R_{\theta T1}$ = Transient thermal resistance at the time equal to the pulse width

equal to the pulse width

 $R_{\theta T}$ = Transient thermal resistance at the time equal to pulse interval

equal to pulse interval

 $R_{\theta T1 + T}$ = Transient thermal resistance at the time

equal to the pulse interval plus one more pulse width.

 $R_{\theta,JA}(ss)$ or $R_{\theta,JL}(ss) = Steady$ state value of thermal

resistance




Figure 16. Typical Transient Thermal Resistance (For Axial Lead Zener)




Figure 17. Relation of Junction Temperature to Power Pulses

This method will predict the temperature rise at the end of the power pulse after the chain of pulses has reached equilibrium. In other words, the average power will have caused an average temperature rise which has stabilized, but a temperature "ripple" is present.

Example: (Use curve in Figure 16) $P_P = 5$ watt (Lead length 1/32") D = 0.1 $T_1 = 10$ ms T = 100 ms $R_{\theta JA}(ss) = 12^{\circ}\text{C/W}$ (for 1/32" lead length)

Then $R_{\theta T1} = 1.8^{\circ}\text{C/W}$ $R_{\theta T} = 5.8^{\circ}\text{C/W}$ $R_{\theta T1} + T = 6^{\circ}\text{C/W}$ And $\Delta T = [0.1 \times 12 + (1 - 0.1) 6 + 1.8 - 5.8] 5$ $\Delta T = 13^{\circ}\text{C}$ Or at $T_A = 25^{\circ}$, $T_J = 38^{\circ}\text{C}$ peak

SURGE FAILURES

If no other considerations were present, it would be a simple matter to specify a maximum junction temperature no matter what pulses are present. However, as has been noted, apparently other fault conditions prevail. The same group of devices for which the transient thermal curves were generated were tested by subjecting them to single shot power pulses. A failure was defined as a significant shift of leakage or zener voltage, or of course opens or shorts. Each device was measured before and after the applied pulse. Most failures were shifts in zener voltage. The results are shown in Figure 18.

Attempts to correlate this to the transient thermal resistance work quite well on a typical basis. For example, assuming a value for 1 ms of 90 watts and 35 watts at 10 ms, the predicted temperature rise would be 180°C and 190°C. But on a worst case basis, the temperature rises would be about one half these values or junction temperatures, on the order of 85°C to 105°C, which are obviously low. Apparently at very high power levels a current restriction occurs causing hot spots. There was no apparent correlation

of zener voltage or current on the failure points since each group of failures contained a mixture of voltages.




Figure 18. One Shot Power Failure Axial Lead Zener Diode

VOLTAGE VERSUS TIME

Quite often the junction temperature is only of academic interest, and the designer is more concerned with the voltage behavior versus time. By using the transient thermal resistance, the power, and the temperature coefficient, the designer could generate V_Z versus time curves. The On Semiconductor zener diode test group has observed device voltages versus time until the thermal equilibrium was reached. A typical curve is shown for a lead mounted low wattage device in Figure 19 where the ambient temperature was maintained constant. It is seen that voltage stabilizes in about 100 seconds for 1 inch leads.

Since information contained in this section may not be found on data sheets it is necessary for the designer to contact the factory when using a zener diode as a surge suppressor. Additional information on transient suppression application is presented elsewhere in this book.




Figure 19. Zener Voltage (Typical) versus Time for Step Power Pulses (500 mW Lead Mounted Devices)

FREQUENCY AND PULSE CHARACTERISTICS

The zener diode may be used in applications which require a knowledge of the frequency response of the device. Of main concern are the zener resistance (usually specified as "impedance") and the junction capacitance. The capacitance curves shown in this section are typical.

ZENER CAPACITANCE

Since zener diodes are basically PN junctions operated in the reverse direction, they display a capacitance that decreases with increasing reverse voltage. This is so because the effective width of the PN junction is increased by the removal of charges (holes and electrons) as reverse voltage is increased. This decrease in capacitance continues until the zener breakdown region is entered; very little further capacitance change takes place, owing to the now fixed voltage across the junction. The value of this capacitance is a function of the material resistivity, ρ , (amount of doping – which determines V_Z nominal), the diameter, D, of junction or dice size (determines amount of power dissipation), the voltage across the junction V_C , and some constant, K. This relationship can be expressed as:

$$C_C = \sqrt[n]{\frac{KD^4}{\rho V_C}}$$

After the junction enters the zener region, capacitance remains relatively fixed and the AC resistance then decreases with increasing zener current.

TEST CIRCUIT CONSIDERATIONS: A capacitive bridge was used to measure junction capacitance. In this method the zener is used as one leg of a bridge that is balanced for both DC at a given reverse voltage and for AC (the test frequency 1 MHz). After balancing, the variable capacitor used for balancing is removed and its value measured on a test instrument. The value thus indicated is the zener capacitance at reverse voltage for which bridge balance was obtained. Figure 20 shows capacitance test circuit.

Figure 21 is a plot of junction capacitance for diffused zener diode units versus their nominal operating voltage. Capacitance is the value obtained with reverse bias set at one-half the nominal V_Z . The plot of the voltage range from 6.8 V to 200 V, for three dice sizes, covers most On Semiconductor diffused-junction zeners. Consult specific data sheets for capacitance values.

Figures 22, 23, and 24 show plots of capacitance versus reverse voltage for units of various voltage ratings in each of the three dice sizes. Junction capacitance decreases as reverse voltage increases to the zener region. This change in capacitance can be expressed as a ratio which follows a one-third law, and $C_1/C_2 = (V_2/V_1)^{1/3}$. This law holds only from the zener voltage down to about 1 volt, where the curve begins to flatten out. Figure 25 shows this for a group of low wattage units.




Figure 20. Capacitance Test Circuit




Figure 21. Capacitance versus Voltage




Figure 23. Capacitance versus Reverse Voltage




Figure 22. Capacitance versus Reverse Voltage




Figure 24. Capacitance versus Reverse Voltage




Figure 25. Flattening of Capacitance Curve at Low Voltages




Figure 26. Impedance Test Circuit

ZENER IMPEDANCE

Zener impedance appears primarily as composed of a current-dependent resistance shunted by a voltage-dependent capacitor. Figure 26 shows the test circuit used to gather impedance data. This is a voltage-impedance ratio method of determining the unknown zener impedance. The operation is as follows:

- (1) Adjust for desired zener I_{ZDC} by observing IR drop across the 1-ohm current-viewing resistor R_2 .
- (2) Adjust I_{ZAC} to $100\,\mu\text{A}$ by observing AC IR drop across R2.

(3) Measure the voltage across the entire network by switching S1. The ratio of these two AC voltages is then a measure of the impedance ratio. This can be expressed simply as $R_X = [(E_1 - E_2)/E_2] R_2$.

Section A of S₁ provides a dummy load consisting of a 10-M resistor and a 100 pF capacitor. This network is required to simulate the input impedance of the AC VTVM while it is being used to measure the AC IR drop across R₂.

This method has been found accurate up to about three megahertz; above this frequency, lead inductances and strap capacitance become the dominant factors.

Figure 27 shows typical impedance versus frequency relationships of 6.8 volt 500 mW zener diodes at various DC zener currents. Before the zener breakdown region is entered, the impedance is almost all reactive, being provided by a voltage-dependent capacitor shunted by a very high resistance. When the zener breakdown region is entered, the capacitance is fixed and now is shunted by current-dependent resistance. For comparison, Figure 27 also shows the plot for a 680 pF capacitor X_C , a 1K 1% nonreactive resistor, R, and the parallel combination of these two passive elements, Z_T .





Figure 27. Zener Impedance versus Frequency

HIGH FREQUENCY AND SWITCHING CONSIDERATIONS

At frequencies about 100 kHz or so and switching speeds above 10 microseconds, shunt capacitance of zener diodes begins to seriously effect their usefulness. The upper photo of Figure 28 shows the output waveform of a symmetrical peak limiter using two zener diodes back-to-back. The capacitive effects are obvious here. In any application where the signal is recurrent, the shunt capacitance limitations can be overcome, as lower photo of Figure 28 shows. This is done by operating fast diodes in series with the zener. Upon application of a signal, the fast diode conducts in the forward direction charging the shunt zener capacitance to the level where the zener conducts and limits the peak. When the signal swings the opposite direction, the fast diode becomes back-biased and prevents fast discharge of shunt capacitance. The fast diode remains back-biased when the signal reverses again to the forward direction and remains off until the input signal rises and exceeds the charge level of the capacitor. When the signal exceeds this level, the fast diode conducts as does the zener. Thus, between successive cycles or pulses the charge in the shunt capacitor holds off the fast diode, preventing capacitive loading of the signal until zener breakdown is reached. Figures 29 and 30 show this method applied to fast-pulse peak limiting.







Figure 28. Symmetrical Peak Limiter







Figure 29. Shunt Clipper







Figure 30. Shunt Clipper with Clamping Network

Figure 31 is a photo of input-output pulse waveforms using a zener alone as a series peak clipper. The smaller output waveform shows the capacitive spike on the leading

edge. Figure 32 clearly points out the advantage of the clamping network.







Figure 31. Basic Series Clipper






Figure 32. Series Clipper with Clamping Network

TEMPERATURE COMPENSATED ZENERS

INTRODUCTION

A device which provides reference voltages in a special manner is a reference diode.

As was discussed in the preceding chapters, the zener diode has the unique characteristic of exhibiting either a positive or a negative temperature coefficient, or both. By properly employing this phenomenon in conjunction with other semiconductor devices, it is possible to manufacture a zener reference element exhibiting a very low temperature coefficient when properly used. This type of low temperature coefficient device is referred to as a reference diode.

INTRODUCTION TO REFERENCE DIODES

The temperature characteristics of the zener diode are discussed in a previous chapter, where it was shown that change in zener voltage with temperature can be significant under severe ambient temperature changes (for example, a 100 V zener can change 12.5 volts from 0 to 125°C). The reference diode (often called the temperature compensated zener or the TC zener) is specially designed to minimize these specific temperature effects.

Design of temperature compensated zeners make possible devices with voltage changes as low as 5 mV from –55 to +100°C, consequently, the advantages of the temperature compensated zener are obvious. In critical applications, as a voltage reference in precision dc power supplies, in high stability oscillators, in digital voltmeters, in frequency meters, in analog-to-digital converters, or in other precision equipment, the temperature compensated zener is a necessity.

Conceivably temperature compensated devices can be designed for any voltage but present devices with optimum voltage temperature characteristics are limited to specific voltages. Each family of temperature compensated zeners is designed by careful selection of its integral parts with special attention to the use conditions (temperature range and current). A distinct operating current is associated with each device. Consequently, changes from the specified operating current can only degrade the voltage-temperature relationships. This will be discussed in more detail later.

The device "drift" or voltage-time stability is critical in some reference applications. Typically zeners and TC zeners offer stability of better than 500 parts per million per 1000 hours.

TEMPERATURE CHARACTERISTICS OF THE P-N JUNCTION AND COMPENSATION

The voltage of a forward biased P-N junction, at a specific current, will decrease with increasing temperature. Thus, a device so biased displays a negative temperature coefficient (Figure 1). A P-N junction in avalanche (above 5 volts breakdown) will display a positive temperature coefficient; that is, voltage will increase as temperature increases. Due to energy levels of a junction which breaks down below 5 volts, the temperature coefficient is negative.

It follows that various combinations of forward biased junctions and reverse biased junctions may be arranged to achieve temperature compensation. From Figure 2 it can be seen that if the absolute value of voltage change (ΔV) is the same for both the forward biased diode and the zener diode where the temperature has gone from 25°C to 100°C, then the total voltage across the combination will be the same at both temperatures since one ΔV is negative and the other positive. Furthermore, if the rate of increase (or decrease) is the same throughout the temperature change, voltage will remain constant. The non-linearity associated with the voltage temperature characteristics is a result of this rate of change not being a perfect match.

$$V_{REF} = V_Z + \Delta V_Z + V_D - \Delta V_D$$

THE METHODS OF TEMPERATURE COMPENSATION

The effect of temperature is shown in Figure 1. The forward characteristic does not vary significantly with reverse voltage breakdown (zener voltage) rating. A change in ambient temperature from 25° to 100°C produces a shift in the forward curve in the direction of lower voltage (a negative temperature coefficient — in this case about 150 mV change), while the same temperature change produces approximately 1.9 V increase in the zener voltage (a positive coefficient). By combining one or more silicon diodes biased in the forward direction with the P-N biased zener diode as shown in Figure 3, it is possible to compensate almost completely for the zener temperature coefficient. Obviously, with the example shown, 13 junctions would be needed. Usually reference diodes are low voltage devices, using zeners with 6 to 8 volts breakdown and one or two forward diodes.




Figure 1. Effects of Temperature on Zener Diode Characteristics




Figure 2. Principle of Temperature Compensation




Figure 3. Zener Temperature Compensation with Silicon Forward Junctions

In ac regulator and clipper circuits where zener diodes are normally connected cathode to cathode, the forward biased diode during each half cycle can be chosen with the correct forward temperature coefficient (by stacking, etc.) to correctly compensate for the temperature coefficient of the reverse-biased zener diode. It is possible to compensate for voltage drift with temperature using this method to the extent that zener voltage stabilities on the order of 0.001%/°C are quite feasible.

This technique is sometimes employed where higher wattage devices are required or where the zener is compensated by the emitter base junction of a transistor stage. Consider the example of using discrete components, 1N4001 rectifier and ON Semiconductor 5 Watt zener, to obtain compensated voltage-temperature characteristics. Examination of the curve in Figure 4 indicates that a 10 volt zener diode exhibits a temperature coefficient of approximately +5.5 mV/°C. At a current level of 100 mA a temperature coefficient of approximately -2.0 mV/°C is characteristic of the 1N4001 rectifiers. A series connection of three silicon 1N4001 rectifiers produces a total temperature coefficient of approximately -6 mV/°C and a total forward drop of approximately 2.17 volts at 25°C. The combination of three silicon rectifiers and the 10 volt zener diode produces a device with a coefficient of approximately -0.5 mV/°C and a total breakdown voltage at 100 mA of approximately 12.2 volts. Calculation shows this to be a temperature stability of -0.004%/°C.

$$\left(\frac{-0.5 \text{ mV}/^{\circ}\text{C}}{12.2 \text{ V}}\right) \times 100$$

The temperature compensated zener employs the technique of specially selected dice. This provides optimum voltage temperature characteristics by close control of dice resistivities.




Figure 4.

TEMPERATURE COEFFICIENT STABILITY

Figure 5 shows the voltage-temperature characteristics of the TC diode. It can be seen that the voltage drops slightly with increasing temperature.




Figure 5. Voltage versus Temperature, Typical for ON Semiconductor 1N827 Temperature Compensated Zener Diode

This non-linearity of the voltage temperature characteristic leads to a definition of a representative design parameter ΔV_Z . For each device type there is a specified maximum change allowable. The voltage temperature stability measurement consists of voltage measurement at specified temperatures (for the 1N821 Series the temperatures are -55, 0, +25, +75, and +100°C). The voltage readings at each of the temperatures is compared with readings at the other temperatures and the largest voltage change between any of the specified temperatures determines the exact device type. For devices registered prior to complete definition of the voltage temperature stability measurement, the allowable maximum voltage change over the temperature range is derived from the calculation converting %/°C to mV over the temperature range. Under this standard definition, %/°C is merely a nomenclature and the meaningful allowable voltage deviation to be expected becomes the designed parameter.

CURRENT

Thus far, temperature compensated zeners have been discussed mainly with regard to temperature and voltage. However, the underlying assumption throughout the previous discussion was that current remained constant.

There is a significant change in the temperature coefficient of a unit depending on how much above or below the test current the device is operated.

A particular unit with a 0.01%/°C temperature coefficient at 7.5 mA over a temperature range of –55°C to +100°C could possibly have a 0.0005%/°C temperature coefficient at 11 mA. In fact, there is a particular current which can be determined for each individual unit that will give the lowest TC.

Manufacturing processes are designed so that the yields of low TC units are high at the test specification for current. A unit with a high TC at the test current can have a low TC at some other current. A look at the volt-ampere curves at different temperatures illustrates this point clearly (see Figure 6).




Figure 6. Voltage-Ampere Curves Showing Crossover at A

If the three curves intersect at A, then operation at I_A results in the least amount of voltage deviation due to temperature from the +25°C voltage. At I_B and I_C there are greater excursions (ΔV_B and ΔV_C) from the +25°C voltage as temperature increases or decreases.

THE EFFECTS OF POOR CURRENT REGULATION

If current shifts (randomly or as a function of temperature), then an area of operation can be defined for the temperature compensated zener.

Once again the curves are drawn, this time a shaded area is shown on the graph. The upper and lower extremities denote the maximum current values generated by the current supply while the voltage extremes at each current are shown by the left and right sides of the area, shown in Figure 7.




Figure 7. Effects of Poorly Regulated Current

The three volt-ampere curves do not usually cross over at exactly the same point. However, this does not take away from the argument that current regulation is probably the most critical consideration when using temperature-compensated units.

ZENER IMPEDANCE AND CURRENT REGULATION

Zener impedance is defined as the slope of the V-I curve at the test point corresponding to the test current. It is measured by superimposing a small ac current on the dc test current and then measuring the resulting ac voltage. This procedure is identical with that used for regular zeners.

Impedance changes with temperature, but the variation is usually small and it can be assumed that the amount of current regulation needed at +25°C will be the same for other temperatures.

As an example, one might want to determine the amount of current regulation necessary for the device described below when the maximum deviation in voltage due to current variation is ±5 millivolts.

$$\begin{split} &V_{ZT} = 6.32 \text{ V} \\ &I_{ZT} = 7.5 \text{ mA} \\ &Z_{ZT} = 15 \Omega \text{ @ } +25^{\circ}\text{C} \\ &\Delta V = \Delta I \cdot V Z_{ZT} \\ &0.005 = \Delta I \cdot V 15 \\ &\Delta I = \frac{0.005}{15} = 0.33 \text{ mA} \end{split}$$

Therefore, the current cannot vary more than 0.33 mA. The amount of current regulation necessary is:

$$\frac{0.33}{7.5}$$
 x 100% = 4.5% regulation.

If the device of Figure 5 is considered to be the device used in the preceding discussion, it becomes apparent that on the average more voltage variation is due to current fluctuation than is due to temperature variation. Therefore, to obtain a truly stable reference source, the device must be driven from a constant current source.

BASIC VOLTAGE REGULATION USING ZENER DIODES

BASIC CONCEPTS OF REGULATION

The purpose of any regulator circuit is to minimize output variations with respect to variations in input, temperature, and load requirements. The most obvious use of a regulator is in the design of a power supply, but any circuit that incorporates regulatory technique to give a controlled output or function can be considered as a regulator. In general, to provide a regulated output voltage, electronic circuitry will be used to pass an output voltage that is significantly lower than the input voltage and block all voltage in excess of the desired output. Allocations should also be made in the regulation circuitry to maintain this output voltage for variation in load current demand.

There are some basic rules of thumb for the electrical requirements of the electronic circuitry in order for it to provide regulation. Number one, the output impedance should be kept as low as possible. Number two, a controlling reference needs to be established that is relatively insensitive to the prevailing variables. In order to illustrate the importance of these rules, an analysis of some simple regulator circuits will point out the validity of the statements. The circuit of Figure 1 can be considered a regulator. This circuit will serve to illustrate the importance of a low output impedance.

The resistors R_S and R_R can be considered as the source and regulator impedances, respectively.

The output of the circuit is:

$$V_{O} = V_{I} \times \frac{R_{R}R_{L}}{R_{R} + R_{L}} / \left(R_{S} + \frac{R_{R}R_{L}}{R_{R} + R_{L}}\right) = \frac{V_{I}}{\frac{R_{S}}{R_{L}} + \frac{R_{S}}{R_{R}} + 1}$$

Figure 1. Shunt Resistance Regulator

For a given incremental change in $V_{\rm I}$, the changes in $V_{\rm O}$ will be:

$$\Delta V_{O} = \Delta V_{I} \left(\frac{1}{\frac{R_{S}}{R_{L}} + \frac{R_{S}}{R_{R}} + 1} \right)$$
 (2)

Assuming R_L fixed at some constant value, it is obvious from equation (2) that in order to minimize changes in V_O for variations in V_I , the shunt resistor R_R should be made as small as possible with respect to the source resistor R_S . Obviously, the better this relation becomes, the larger V_I is

going to have to be for the same V_O , and not until the ratio of R_S to R_R reaches infinity will the output be held entirely constant for variation in V_I . This, of course, is an impossibility, but it does stress the fact that the regulation improves as the output impedance becomes lower and lower. Where the output impedance of Figure 1 is given by

$$R_O = \frac{R_S R_R}{R_S + R_R} \tag{3}$$

It is apparent from this relation that as regulation is improving with R_S increasing and R_R decreasing the output impedance R_O is decreasing, and is approximately equal to R_R as the ratio is 10 times or greater. The regulation of this circuit can be greatly improved by inserting a reference source of voltage in series with R_R such as Figure 2.




Figure 2. Regulator with Battery Reference Source

The resistance R_R represents the internal impedance of the battery. For this circuit, the output is

$$V_O = V_R + V_I = \frac{V}{\frac{R_S}{R_L} + \frac{R_S}{R_R} + 1}$$
 (4)

Then for incremental changes in the input V_I , the changes in V_O will be dependent on the second term of equation (4), which again makes the regulation dependent on the ratio of R_S to R_R . Where changes in the output voltage or the regulation of the circuit in Figure 1 were directly and solely dependent upon the input voltage and output impedance, the regulation of circuit 2 will have an output that varies about the reference source V_R in accordance with the magnitude of battery resistance R_R and its fluctuations for changes in V_I . Theoretically, if a perfect battery were used, that is, V_R is constant and R_R is zero, the circuit would be a perfect regulator. In other words, in line with the basic rules of thumb the circuit exhibits optimum regulation with an output impedance of zero, and a constant reference source.

For regulator application, a zener diode can be used instead of a battery with a number of advantages. A battery's resistance and nominal voltage will change with age and load demand; the ON Semiconductor zener diode characteristics remain unchanged when operating within its

specified limits. Any voltage value from a couple of volts to hundreds of volts is available with zener diodes, where conventional batteries are limited in the nominal values available. Also, the zener presents a definite size advantage, and is less expensive than a battery because it is permanent and need not be regularly replaced. The basic zener diode shunt regulator circuit is shown in Figure 3.




Figure 3. Basic Zener Diode Shunt Regulator

Depending upon the operating conditions of the device, a zener diode will exhibit some relatively low zener impedance R_Z and have a specified breakover voltage of V_Z that is essentially constant. These inherent characteristics make the zener diode suited for voltage regulator applications.

DESIGNING THE ZENER SHUNT REGULATOR

For any given application of a zener diode shunt regulator, it will be required to know the input voltage variations and output load requirements. The calculation of component values will be directly dependent upon the circuit requirements. The input may be constant or have maximum and minimum values depending upon the natural regulation or waveform of the supply source. The output voltage will be determined by the designer's choice of V_Z and the circuit requirements. The actual value of V_Z will be dependent upon the manufacturer's tolerance and some small variation for different zener currents and operating temperatures.

For all practical purposes, the value of V_Z as specified on the manufacturer's data sheet can be used to approximate V_O in computing component values. The requirement for load current will be known and will vary within some given range of $I_{L(min)}$ to $I_{L(max)}$.

The design objective of Figure 3 is to determine the proper values of the series resistance, R_S, and zener power dissipation, P_Z. A general solution for these values can be developed as follows, when the following conditions are known:

$$\begin{split} &V_{I} \text{ (input voltage) from } V_{I(min)} \text{ to } V_{I(max)} \\ &V_{O} \text{ (output voltage) from } V_{Z(min)} \text{ to } V_{Z(max)} \\ &I_{I.} \text{ (load current) from } I_{L(min)} \text{ to } I_{L(max)} \end{split}$$

The value of R_S must be of such a value so that the zener current will not drop below a minimum value of $I_{Z(min)}$. This minimum zener current is mandatory to keep the

device in the breakover region in order to maintain the zener voltage reference. The minimum current can be either chosen at some point beyond the knee or found on the manufacturer's data sheet (I_{ZK}). The basic voltage loop equation for this circuit is:

$$V_1 = (I_7 + I_1)R_S + V_7 \tag{5}$$

The minimum zener current will occur when V_I is minimum, V_Z is maximum, and I_L is maximum, then solving for R_S , we have:

$$R_{S} = \frac{V_{I(min)} - V_{Z(max)}}{I_{Z(min)} + I_{L(max)}}$$
(6)

Having found R_S , we can determine the maximum power dissipation P_Z for the zener diode.

$$P_{Z(max)} = I_{Z(max)} V_{Z(max)}$$
 (7)

Where:

$$I_{Z}(max) = \frac{V_{I(max)} - V_{Z(min)}}{R_{S}} - I_{L(min)}$$
(8)

Therefore:

$$P_{Z(max)} = \left[\frac{V_{I(max)} - V_{Z(min)}}{R_S} - I_{L(min)} \right] V_{Z(max)}$$
(9)

Once the basic regulator components values have been determined, adequate considerations will have to be given to the variation in V_O . The changes in V_O are a function of four different factors; namely, changes in V_I , I_L , temperature, and the value of zener impedance, R_Z . These changes in V_O can be expressed as:

$$\Delta V_{O} = \frac{\Delta V_{I}}{1 + \frac{R_{S}}{R_{Z}} + \frac{R_{S}}{R_{I}}} - \frac{R_{S}R_{Z}}{R_{S} + R_{Z}} \Delta I_{L} + TC\Delta TV_{Z}$$
 (10)

The value of ΔV_O as calculated with equation (10) will quite probably be slightly different from the actual value when measured empirically. For all practical purposes though, this difference will be insignificant for regulator designs utilizing the conventional commercial line of zener diodes.

Obviously to precisely predict ΔV_O with a given zener diode, exact information would be needed about the zener impedance and temperature coefficient throughout the variation of zener current. The "worst case" change can only be approximated by using maximum zener impedance and with typical temperature coefficient.

The basic zener shunt regulator can be modified to minimize the effects of each term in the regulation equation (10). Taking one term at a time, it is apparent that the regulation or changes in output ΔV_O will be improved if the magnitude of ΔV_I is reduced. A practical and widely used technique to reduce input variation is to cascade zener shunt regulators such as shown in Figure 4.




Figure 4. Cascaded Zener Shunt Regulators Reduce ΔV_{0} by Reducing ΔV_{I} to the Succeeding Stages

This, in essence, is a regulator driven with a pre-regulator so that the over all regulation is the product of both. The regulation or changes in output voltage is determined by:

$$\Delta V_{O} = \frac{\Delta V_{ZI}}{1 + \frac{R_{S2}}{R_{L}} + \frac{R_{S2}}{R_{Z2}}} - \frac{R_{S2}R_{Z2}}{R_{S2} + R_{Z2}}$$

$$\Delta I_{L} + TC_{2} \Delta TV_{Z2}$$
(11)

Where:

$$\Delta V_{Z1} = \Delta V_{O}' = \frac{\Delta V_{I}}{1 + \frac{R_{S1}}{R_{L}'} + \frac{R_{S1}}{R_{Z1}}} - \frac{R_{S1}R_{Z1}}{R_{S1} + R_{Z1}}$$
$$\Delta I_{L}' + TC_{1} \Delta T V_{Z1}$$
(12)

$$R_{L}{'}=R_{S2}+\frac{R_{L}R_{Z2}}{R_{L}+R_{Z2}} \ \ \text{and} \ I_{L}{'}=I_{L}+I_{Z2}$$

The changes in output with respect to changes in input for both stages assuming the temperature and load are constant is

$$\frac{\Delta V_O}{\Delta V_{Z1}} = \frac{\Delta V_O}{\Delta V_O'} = \text{Regulation of second stage}$$
 (13)

$$\frac{\Delta V_{O}'}{\Delta V_{I}} = \text{Regulation of first stage}$$
 (14)

$$\frac{\Delta V_{O}}{\Delta V_{I}} = \frac{\Delta V_{O}}{\Delta V_{O}'} \times \frac{\Delta V_{O}'}{\Delta V_{I}} =$$
Combined regulation (15)

Obviously, this technique will vastly improve overall regulation where the input fluctuates over a relatively wide range. As an example, let's say the input varies by $\pm 20\%$ and the regulation of each individual stage reduces the variation by a factor of 1/20. This then gives an overall output variation of $\pm 20\% \times (1/20)^2$ or $\pm 0.05\%$.

The next two factors in equation (10) affecting regulation are changes in load current and temperature excursions. In order to minimize changes for load current variation, the output impedance $R_ZR_S/(R_Z+R_S)$ will have to be reduced. This can only be done by having a lower zener impedance because the value of R_S is fixed by circuit requirements. There are basically two ways that a lower zener impedance can be achieved. One, a higher wattage device can be used which allows for an increase in zener current of which will reduce the impedance. The other technique is to series lower voltage devices to obtain the desired equivalent voltage, so that the sum of the impedance is less than that for a single

high voltage device. So to speak, this technique will kill two birds with one stone, as it can also be used to minimize temperature induced variations of the regulator.

In most regulator applications, the single most detrimental factor affecting regulation is that of variation in junction temperature. The junction temperature is a function of both the ambient temperature and that of self heating. In order to illustrate how the overall temperature coefficient is improved with series lower voltage zener, a mathematical relationship can be developed. Consider the diagram of Figure 5.




Figure 5. Series Zener Improve Dynamic Impedance and Temperature Coefficient

With the temperature coefficient TC defined as the % change per $^{\circ}$ C, the change in output for a given temperature range will equal some overall TC x Δ T x Total V_Z. Such as

$$\Delta V_{O(\Lambda T)} = TC \Delta T (V_{Z1} + V_{Z2} + ... + V_{ZN})$$
 (16)

Obviously, the change in output will also be equal to the sum of the changes as attributed from each zener.

$$\Delta V_{O(\Delta T)} = \Delta T (TC_1 V_{71} + TC_2 V_{72} + \dots + TC_N V_{7N})$$
 (17)

Setting the two equations equal to each other and solving for the overall TC, we get

$$TC\Delta T(V_{Z1} + V_{Z2} + ... + V_{ZN}) = \Delta T(TC_1V_{Z1} + TC_2V_{Z2} + ... + TC_NV_{ZN})$$
(18)

$$TC = \frac{TC_1 V_{Z1} + TC_2 V_{Z2} + \ldots + TC_N V_{ZN}}{V_{Z1} + V_{Z2} + \ldots + V_{ZN}}$$
(19)

For equation (19) the overall temperature coefficient for any combination of series zeners can be calculated. Say for instance several identical zeners in series replace a single higher voltage zener. The new overall temperature coefficient will now be that of one of the low voltage devices. This allows the designer to go to the manufacturer's data sheet and select a combination of low TC zener diodes in place of the single higher TC devices. Generally speaking, the technique of using multiple devices will also yield a lower dynamic impedance. Advantages of this technique are best demonstrated by example. Consider a 5 watt diode with a nominal zener voltage of 10 volts exhibits approximately 0.055% change in voltage per degree centrigrade, a 20 volt unit approximately 0.075%/°C, and a 100 volt unit approximately 0.1%/°C. In the case of the 100 volt diode, five 20 volt diodes could be connected together to provide the correct voltage reference, but the overall temperature coefficient would remain that of the low voltage units, i.e. 0.075%/°C. It should also be noted that the same series combination improves the overall zener impedance in addition to the temperature coefficient. A 20 volt, 5 watt ON Semiconductor zener diode has a maximum zener impedance of 3 ohms, compared to the 90 ohms impedance which is maximum for a 100 volt unit. Although these impedances are measured at different current levels, the series impedance of five 20 volt zener diodes is still much lower than that of a single 100 volt zener diode at the test current specified on the data sheet.

For the ultimate in zener shunt regulator performance, the aforementioned techniques can be combined with the proper selection of devices to yield an overall improvement in regulation. For instance, a multiple string of low voltage zener diodes can be used as a preregulator, with a series combination of zero TC reference diodes in the final stage such as Figure 6.

The first stage will reduce the large variation in V_I to some relatively low level, i.e. ΔV_Z . This ΔV_Z is optimized by utilizing a series combination of zeners to reduce the overall TC and ΔV_Z . Because of this small fluctuation of input to the second stage, and if R_L is constant, the biasing current of the TC units can be maintained at their specified level. This will give an output that is very precise and not significantly affected by changes in input voltage or junction temperature.




Figure 6. Series Zeners Cascaded With Series Reference Diodes for Improved Zener Shunt Regulation

The basic zener shunt regulator exhibits some inherent limitations to the designer. First of all, the zener is limited to its particular power dissipating rating which may be less than the required amount for a particular situation. The total magnitude of dissipation can be increased to some degree by utilizing series or parallel units. Zeners in series present few

problems because individual voltages are additive and the devices all carry the same current and the extent that this technique can be used is only restricted by the feasibility of circuit parameters and cost. On the other hand, caution must be taken when attempting to parallel zener diodes. If the devices are not closely matched so that they all break over at the same voltage, the low voltage device will go into conduction first and ultimately carry all the current. In order to avoid this situation, the diodes should be matched for equal current sharing.

EXTENDING POWER AND CURRENT RANGE

The most common practice for extending the power handling capabilities of a regulator is to incorporate transistors in the design. This technique is discussed in detail in the following sections of this chapter. The second disadvantage to the basic zener shunt regulator is that because the device does not have a gain function, a feedback system is not possible with just the zener resistor combination. For very precise regulators, the design will normally be an electronic circuit consisting of transistor devices for control, probably a closed loop feedback system with a zener device as the basic referencing element.

The concept of regulation can be further extended and improved with the addition of transistors as the power absorbing elements to the zener diodes establishing a reference. There are three basic techniques used that combine zener diodes and transistors for voltage regulation. The shunt transistor type shown in Figure 7 will extend the power handling capabilities of the basic shunt regulator, and exhibit marked improvement in regulation.




Figure 7. Basic Transistor Shunt Regulator

In this configuration the source resistance must be large enough to absorb the overvoltage in the same manner as in the conventional zener shunt regulator. Most of the shunt regulating current in this circuit will pass through the transistor reducing the current requirements of the zener diode by essentially the dc current gain of the transistor h_{FE}. Where the total regulating shunt current is:

$$I_S = I_Z + I_C = I_Z + I_B \ h_{FE}$$
 where
$$I_Z = I_B + I_{RB} \ and \ I_B >> I_{RB}$$
 therefore
$$I_S \approx I_Z + I_Z \ h_{FE} = I_Z \ (1 + h_{FE}) \eqno(20)$$

The output voltage is the reference voltage V_Z plus the forward junction drop from base to emitter V_{BE} of the transistor.

$$V_O = V_Z + V_{BE} \tag{21}$$

The values of components and their operating condition is dictated by the specific input and output requirements and the characteristics of the designer's chosen devices, as shown in the following relations:

$$R_{S} = \frac{V_{I(min)} - V_{O(max)}}{I_{Z(min)} [1 + h_{FE(min)}] + I_{L(max)}}$$
(22)

$$R_{B} = \frac{V_{I(min)} - V_{Z(max)}}{I_{Z(min)}}$$
 (23)

$$P_{DZ} = I_{Z(max)} V_{Z(max)}$$
 (24)

when

$$I_{Z(max)} = \left[\frac{V_{I(max)} - V_{O(min)}}{R_S} - I_{L(min)} \right] \quad \left(\frac{1}{1 + h_{FE(min)}} \right)$$

hence (26

$$P_{DZ} = \begin{bmatrix} V_{I(max)} - V_{O(min)} \\ \hline R_{S} \end{bmatrix} - I_{L(min)} \end{bmatrix} \quad \begin{pmatrix} V_{Z(max)} \\ \hline 1 + h_{FE(min)} \end{pmatrix}$$

$$P_{DQ} = \left[\frac{V_{I(max)} - V_{O(min)}}{R_{S}} - I_{L(min)} \right] \quad (V_{O(max)})$$

Regulation with this circuit is derived in essentially the same manner as in the shunt zener circuit, where the output impedance is low and the output voltage is a function of the reference voltage. The regulation is improved with this configuration because the small signal output impedance is reduced by the gain of Q_1 by $1/h_{FE}$.

One other highly desirable feature of this type of regulator is that the output is somewhat self compensating for temperature changes by the opposing changes in V_Z and V_{BE} for $V_Z\approx 10$ volts. With the zener having a positive 2 mV/°C TC and the transistor base to emitter being a negative 2 mV/°C TC, therefore, a change in one is cancelled by the change in the other. Even though this circuit is a very effective regulator it is somewhat undesirable from an efficiency standpoint. Because the magnitude of R_S is required to be large, and it must carry the entire input current, a large percentage of power is lost from input to output.

EMITTER FOLLOWER REGULATOR

Another basic technique of transistor-zener regulation is that of the emitter follower type shown in Figure 8.




Figure 8. Emitter Follower Regulator

This circuit has the desirable feature of using a series transistor to absorb overvoltages instead of a large fixed resistor, thereby giving a significant improvement in efficiency over the shunt type regulator. The transistor must be capable of carrying the entire load current and withstanding voltages equal to the input voltage minus the load voltage. This, of course, imposes a much more stringent power handling requirement upon the transistor than was required in the shunt regulator. The output voltage is a function of the zener reference voltage and the base to emitter drop of Q₁ as expressed by the equation (28).

$$V_O = V_7 - V_{BF} \tag{28}$$

The load current is approximately equal to the transistor collector current, such as shown in equation (29).

$$I_{L(max)} \approx I_{C(max)}$$
 (29)

The designer must select a transistor that will meet the following basic requirements:

$$P_{D} \cong (V_{I(max)} - V_{O})I_{L(max)}$$

$$I_{C(max)} \approx I_{L(max)}$$

$$BV_{CES} \ge (V_{I(max)} - V_{O})$$
(30)

Depending upon the designer's choice of a transistor and the imposed circuit requirements, the operation conditions of the circuit are expressed by the following equations:

$$V_{Z} = V_{O} + V_{BE}$$

$$= V_{O} + I_{L(max)}/g_{FE(min)} @ I_{L(max)}$$

$$R_{S} = \frac{V_{I(min)} - V_{Z} - V_{CE(min)} @ I_{L(max)}}{I_{L(max)}}$$
(31)

Where $V_{CE(min)}$ is an arbitrary value of minimum collector to emitter voltage and g_{FE} is the transconductance.

This is sufficient to keep the transistor out of saturation, which is usually about 2 volts.

$$R_{B} = \frac{V_{CE(min)} @ I_{L(max)}}{I_{L(max)}/h_{FE(min)} @ I_{L(max)} + I_{Z(min)}}$$
(32)

$$I_{Z(max)} = \frac{V_{I(max)} - V_{Z}}{R_B + R_Z}$$
 (33)

$$P_{DZ} = I_{Z(max)}V_{Z} \tag{34}$$

Actual
$$P_{DQ} = (V_{I(max)} - V_O) I_{L(max)}$$
 (35)

There are two primary factors that effect the regulation most in a circuit of this type. First of all, the zener current may vary over a considerable range as the input changes from minimum to maximum and this, of course, may have a significant effect on the value of V_Z and therefore V_O . Secondly, V_Z and V_{BE} will both be effected by temperature changes which are additive on their effect of output voltage. This can be seen by altering equation (28) to show changes in V_O as dependent on temperature, see equation (36).

$$V_{O(\Delta T)} = \Delta T[(+TC) V_Z - (-TC) V_{BE}]$$
 (36)

The effects of these detrimental factors can be minimized by replacing the bleeder resistor R_B with a constant current source and the zener with a reference diode in series with a forward biased diode (see Figure 9).




Figure 9. Improved Emitter Follower Regulator

The constant current source can be either a current limiter diode or a transistor source. The current limiter diode is ideally suited for applications of this type, because it will supply the same biasing current irregardless of collector to base voltage swing as long as it is within the voltage limits of the device. This technique will overcome changes in V_Z for changes in I_Z and temperature, but changes in V_{BE} due to load current changes are still directly reflected upon the output. This can be reduced somewhat by combining a

transistor with the zener for the shunt control element as illustrated in Figure 10.




Figure 10. Series Pass Regulator

This is the third basic technique used for transistor-zener regulators. This technique or at least a variation of it, finds the widest use in practical applications. In this circuit the transistor Q_1 is still the series control device operating as an emitter follower. The output voltage is now established by the transistor Q2 base to emitter voltage and the zener voltage. Because the zener is only supplying base drive to Q_2 , and it derives its bias from the output, the zener current remains essential constant, which minimizes changes in VZ due to I_Z excursions. Also, it may be possible $(V_Z \approx 10 \text{ V})$ to match the zener to the base-emitter junction of Q_2 for an output that is insensitive to temperature changes. The constant current source looks like a very high load impedance to the collector of Q₂ thus assuming a very high voltage gain. There are three primary advantages gained with this configuration over the basic emitter follower:

- The increased voltage gain of the circuit with the addition of Q₂ will improve regulation for changes in both load and input.
- 2. The zener current excursions are reduced, thereby improving regulation.
- 3. For certain voltages the configuration allows good temperature compensation by matching the temperature characteristics of the zener to the base-emitter junction of Q_2 .

The series pass regulator is superior to the other transistor regulators thus far discussed. It has good efficiency, better stability and regulation, and is simple enough to be economically practical for a large percentage of applications.




Figure 11. Block Diagram of Regulator with Feedback

EMPLOYING FEEDBACK FOR OPTIMUM REGULATION

The regulators discussed thus far do not employ any feedback techniques for precise control and compensation and, therefore, find limited use where an ultra precise regulator is required. In the more sophisticated regulators some form of error detection is incorporated and amplified through a feedback network to closely control the power elements as illustrated in the block diagram of Figure 11.

Regulating circuits of this type will vary in complexity and configuration from application to application. This technique can best be illustrated with a couple of actual circuits of this type. The feedback regulators will generally be some form of series pass regulator, for optimum performance and efficiency. A practical circuit of this type that is extensively utilized is shown in Figure 12.

In this circuit, the zener establishes a reference level for the differential amplifier composed of Q₄ and Q₅ which will set the base drive for the control transistor Q₃ to regulate the series high gain transistor combination of Q_1 and Q_2 . The differential amplifier samples the output at the voltage dividing network of R₈, R₉, and R₁₀. This is compared to the reference voltage provided by the zener Z_1 . The difference, if any, is amplified and fed back to the control elements. By adjusting the potentiometer, R₉, the output level can be set to any desired value within the range of the supply. (The output voltage is set by the relation $V_O = V_Z[(R_X +$ $R_Y)/R_X$].) By matching the transistor Q_4 and Q_5 for variations in VBE and gain with temperature changes and incorporating a temperature compensated diode as the reference, the circuit will be ultra stable to temperature effects. The regulation and stability of this circuit is very good, and for this reason is used in a large percentage of commercial power supplies.




Figure 12. Series Pass Regulator with Error Detection and Feedback Amplification Derived from a Differential Amplifier




Figure 13. Series Pass Regulator with Temperature Compensated Reference Amplifier

Another variation of the feedback series pass regulator is shown in Figure 13. This circuit incorporates a stable temperature compensated reference amplifier as the primary control element.

This circuit also employs error detection and amplified feedback compensation. It is an improved version over the basic series pass regulator shown in Figure 10. The series element is composed of a Darlington high gain configuration formed by Q1 and Q2 for an improved regulation factor. The combined gain of the reference amplifier and Q₃ is incorporated to control the series unit. This reduced the required collector current change of the reference amplifier to control the regulator so that the bias current remains close to the specified current for low temperature coefficient. Also the germanium diode D₁ will compensate for the base to emitter change in Q₃ and keep the reference amplifier collector biasing current fairly constant with temperature changes. Proper biasing of the zener and transistor in the reference amplifier must be adhered to if the output voltage changes are to be minimized.

CONSTANT CURRENT SOURCES FOR REGULATOR APPLICATIONS

Several places throughout this chapter emphasize the need for maintaining a constant current level in the various biasing circuits for optimum regulation. As was mentioned previously in the discussion on the basic series pass regulator, the current limiter diode can be effectively used for the purpose.

Aside from the current limiter diode a transistorized source can be used. A widely used technique is shown incorporated in a basic series pass regulator in Figure 14.

The circuit is used as a preregulated current source to supply the biasing current to the transistor Q_2 . The constant current circuit is seldom used alone, but does find wide use in conjunction with voltage regulators to supply biasing current to transistors or reference diodes for stable operation. The Zener Z_2 establishes a fixed voltage across R_E and the base to emitter of Q_3 . This gives an emitter current of $I_E = (V_Z - V_{BE})/R_E$ which will vary only slightly for changes in input voltage and temperature.




Figure 14. Constant Current Source Incorporated in a Basic Regulator Circuit

IMPEDANCE CANCELLATION

One of the most common applications of zener diodes is in the general category of reference voltage supplies. The function of the zener diode in such applications is to provide a stable reference voltage during input voltage variations. This function is complicated by the zener diode impedance, which effectively causes an incremental change in zener breakdown voltage with changing zener current.




Figure 15. Impedance Cancellation with An Uncompensated Zener

It is possible, however, by employing a bridge type circuit which includes the zener diode and current regulating resistance in its branch legs, to effectively cancel the effect of the zener impedance. Consider the circuit of Figure 15 as an example. This is the common configuration for a zener diode voltage regulating system. The zener impedance at 20 mA of a 1N4740 diode is typically 2 ohms. If the supply voltage now changes from 30 V to 40 V, the diode current determined by R₁ changes from 20 to 30 mA; the average zener impedance becomes 1.9 ohms; and the reference voltage shifts by 19 mV. This represents a reference change of .19%, an amount far too large for an input change of 30% in most reference supplies.

The effect of zener impedance change with current is relatively small for most input changes and will be neglected for this analysis. Assuming constant zener impedance, the zener voltage is approximated by

$$V'_Z = V_Z + Z(I'_Z - I_Z)$$
 (37)

where

 V_Z' is the new zener voltage V_Z is the former zener voltage I_Z' is the new zener current

 I_Z is the new zener current flowing at V_Z

R_Z is the zener impedance

Then $\Delta V_Z = Z \Delta I_Z$

Let the input voltage V_I in Figure 15 increase by an amount ΔV_I

Then $\Delta I = \frac{\Delta V_I - \Delta V_Z}{R_1}$ (38)

Also
$$\Delta I = \frac{\Delta V_Z}{R_Z}$$
 (39)

Solving $\Delta V_1 R_Z - \Delta V_Z R_Z - \Delta V_Z R_1 = 0$

Or
$$\frac{\Delta V_Z}{\Delta V_I} = \frac{R_Z}{R_1 + R_Z}$$
 (40)

Equation 40 merely states that the change in reference voltage with input tends to zero when the zener impedance tends also to zero, as expected.

The figure of merit equation can be applied to the circuits of Figure 16 and 17 to explain impedance cancellation. The Change Factor equations for each leg and the reference voltage V_R are:

$$CF_{VZ} = \frac{\Delta V_Z}{\Delta V_I} = \frac{R_Z}{R_1 + R_Z} = R_A \tag{41}$$

$$CF_{V2} = \frac{\Delta V_2}{\Delta V_1} = \frac{R_3}{R_2 + R_3} = R_B$$
 (42)

$$CF_{VR} = \frac{\Delta V_R}{\Delta V_I} = \frac{R_Z}{R_1 + R_Z} = \frac{R_3}{R_2 + R_3} = R_A - R_B$$
 (43)




Figure 16. Standard Voltage Regulation Circuit




Figure 17. Impedance Cancellation Bridge

Since the design is to minimize CF_{VR} , R_B can be set equal to R_A . The Input Regulation Factors are:

$$\gamma VZ = \frac{\Delta V_Z}{\Delta V_I} \left(\frac{V_I}{V_Z} \right) = \frac{1}{1 + \frac{V_Z}{V_I} \left(\frac{R_1}{RZ} \right)}$$
(44)

$$\gamma V2 = \frac{\Delta V_2}{\Delta V_1} \left(\frac{V_1}{V_2} \right) = 1 \tag{45}$$

$$\gamma VR = \frac{\Delta V_R}{\Delta V_I} \left(\frac{V_I}{V_R} \right) = \frac{1}{1 + \left(\frac{V_Z}{V_I} \right) \left(\frac{R_1}{RZ} \right) \left(\frac{1}{1 - \frac{R_B}{R_A}} \right)}$$
(46)

It is seen that γVR can be minimized by setting $R_B = R_A$. Note that it is not necessary to match R_3 to R_Z and R_2 to R_1 . Thus R_3 and R_2 can be large and hence dissipate low power. This discussion is assuming very light load currents.

ZENER PROTECTIVE CIRCUITS AND TECHNIQUES: BASIC DESIGN CONSIDERATIONS

INTRODUCTION

The reliability of any system is a function of the ability of the equipment to operate satisfactorily during moderate changes of environment, and to protect itself during otherwise damaging catastrophic changes. The silicon zener diode offers a convenient, simple but effective means of achieving this result. Its precise voltage sensitive breakdown characteristic provides an accurate limiting element in the protective circuit. The extremely high switching speed possible with the zener phenomenon allows the circuit to react faster by orders of magnitude that comparable mechanical and magnetic systems.

By shunting a component, circuit, or system with a zener diode, the applied voltage cannot exceed that of the particular device's breakdown voltage. (See Figure 1.)

A device should be chosen so that its zener voltage is somewhat higher than the nominal operating voltage but lower than the value of voltage that would be damaging if allowed to pass. In order to adequately incorporate the zener diode for circuit protection, the designer must consider several factors in addition to the required zener voltage. The first thing the designer should know is just what transient characteristics can be anticipated, such as magnitude, duration, and the rate of reoccurrence. For short duration transients, it is usually possible to suppress the voltage spike and allow the zener to shunt the transient current away from the load without a circuit shutdown. On the other hand, if the over-voltage condition is for a long duration, the protective circuit may need to be complimented with a disconnect element to protect the zener from damage created by excessive heating. In all cases, the end circuit will have to be designed around the junction temperature limits of the device.

The following sections illustrate the most common zener protective circuits, and will demonstrate the criteria to be followed for an adequate design.

BASIC PROTECTIVE CIRCUITS FOR SUPPLY TRANSIENTS

The simple zener shunt protection circuit shown in Figure 1 is widely used for supply voltage transient protection where the duration is relatively short. The circuit applies whether the load is an individual component or a complete circuit requiring protection. Whenever the input exceeds the zener voltage, the device avalanches into conduction clamping the load voltage to V_Z . The total current the diode must carry is determined by the magnitude

of the input voltage transient and the total circuit impedance minus the load current. The worst case occurs when load current is zero and may be expressed as follows:

$$I_{Z(max)} = \frac{V_{I(max)} - V_{Z}}{R_{S}}$$
 (1)




Figure 1. Basic Shunt Zener Transient Protection Circuit

The maximum power dissipated by the zener is

$$P_{Z(max)} = I_{Z(max)} V_{Z(max)} = \frac{V_{I(max)} - V_{Z}}{R_S} V_{Z(max)}$$
 (2)

Also, more than one device can be used, i.e., a series string, which will reduce the percentage of total power to be dissipated per device by a factor equal to the number of devices in series. The number of diodes required can be found from the following expression:

Number =
$$\frac{P_{Z(max)}}{P_{Z \text{ (allowable per device)}}}$$
 (3)

Any fraction of a zener must be taken as the next highest whole number. This design discussion has been based upon the assumption that the transient is of a single shot, non-recurrent type. For all practical purposes it can be considered non-recurrent if the "off period" between transients is at least four times the thermal time constant of the device. If the "off period" is shorter than this, then the design calculations must include a factor for the duty cycle. This is discussed in detail in Chapter 4. In Chapter 4 there are also some typical curves relating peak power, pulse duration and duty cycle that may be appropriate for some designs.

Obviously, the factor that limits the feasibility of the basic zener shunt protective circuit is the pulse durations "t". As the duration increases, the allowable peak power for a given configuration decreases and will approach a steady state condition.




Figure 2. Overvoltage Protection with Zener Diodes and Fuses

When the anticipated transients expected to prevail for a specific situation are of long duration, a basic zener shunt becomes impractical, in such a case the circuit can be improved by using a complementary disconnect element. The most common overload protective element is without a doubt the standard fuse. The common fuse adequately protects circuit components from over-voltage surges, but at the same time must be chosen to eliminate "nuisance fusing" which results when the maximum current rating of the fuse is too close to the normal operational current of the circuit.

AN EXAMPLE PROBLEM: SELECTING A FUSE-ZENER COMBINATION

Consider the case illustrated in Figure 2. Here the load components are represented by a parallel combination of R and C, equivalent to many loads found in practice. The maximum capacitor voltage rating is usually the circuit-voltage limiting factor due to the cost of high voltage capacitors. Consequently, a protective circuit must be designed to prevent voltage surges greater than 1.5 times normal working voltage of the capacitor. It is common, however, for the supply voltage to increase to 135% normal for long periods. Examination of fuse manufacturers' melting time-current curves shows the difficulty of trying to select a fuse which will melt rapidly at overload (within one or two cycles of the supply frequency to prevent capacitor damage), and will not melt when subjected to voltages close to overload for prolonged periods.

By connecting a zener diode of correct voltage ratings across the load as shown, a fuse large enough to withstand normal current increases for long periods may be chosen. The sudden current increase when zener breakdown occurs melts the fuse rapidly and protects the load from large surges. In Figure 3, fuse current was plotted against supply voltage to illustrate the improvement in load protection obtained with zener-fuse combinations. Fuse current "A" would be selected to limit current resulting from voltage surges above 112 V to 90 mA, which would melt the fuse in 100 ms. It is a simple matter, however, to select a fuse which melts in 30 ms at 200 mA but is unaffected by 100 mA currents. The zener connection allows fuse current "B" to be selected, eliminating this design problem and providing a faster, more reliable protective circuit. If the same fuse was used without the zener diode, a supply voltage of 210 volts

would be reached before the fuse would begin to protect the load.




Figure 3. Fuse Current versus Supply Voltage

Selection of the correct power rating of zener diodes to be used for surge protection depends upon the magnitude and duration of anticipated surges. Often in circuits employing both fuses and zener diodes, the limiting surge duration will be the melting time of the fuse. This, in turn, depends on the nature of the load protected and the length of time it will tolerate an overload.

As a first solution to the example problem, consider a zener diode with a nominal breakdown voltage of 110 volts measured at a test current (I_{ZT}) of 110 mA. Since the fuse requires about 200 mA to melt and 100 mA are drawn through the load at this voltage, the load voltage will never exceed the zener breakdown voltage on slowly rising inputs. Transients producing currents of approximately 200 mA but of shorter duration than 30 ms will simply be clipped by zener action and diverted from the load. Transients of very high voltage will produce larger currents and, hence, will melt the fuse more rapidly. In the limiting case where transient power might eventually destroy the zener diode, the fuse always melts first because of the slower thermal time constant inherent in the zener diode's larger geometry.

The curves in Figure 4 illustrate the change in zener voltage as a function of changing current for a typical device type.




Figure 4. Change in V_Z for Changes in I_Z

If an actual curve for the device being used is not available, the zener voltage at a specific current above or below the test current may be approximated by equation 4.

Where:
$$V = V_Z + Z_{ZT} (I - I_{ZT})$$
 (4)
 $V_Z = \text{zener voltage at test current } I_{ZT}$
 $Z_{ZT} = \text{zener impedance at test current } I_{ZT}$
 $I_{ZT} = \text{test current}$
 $V = \text{zener voltage at current } I$

For a given design, the maximum zener voltage to expect for the higher zener current should be determined to make sure the limits of the circuit are met. If the maximum limit is excessive for the original device selection, the next lower voltage rating should be used.

The previous discussion on design consideration for protective circuits incorporating fuses is applicable to any protective element that permanently disconnects the supply when actuated. Rather than a fuse, a non-resetting magnetic circuit breaker could have been used, and the same reasoning would have applied.

LOAD CURRENT SURGES

In many actual problems the designer must choose a protective circuit to perform still another task. Not only must the equipment be protected from the voltage surges in the supply, but the supply itself often requires protection from shorts or partial shorts in the load. A direct short in the load is fairly easy to handle, as the drastic current change permits the use of fuses with ratings high enough to avoid problems with supply surges. More common is the partial short, as

illustrated in Figure 5. If a short circuit occurs in the capacitive section of the load (represented by C) the resulting fault current is limited by the resistive section (represented by R) to a value which may not be great enough to melt the fuse. The fault current could be sufficient, however, to damage the supply and other components in the load.

The problem is resolved by employing a zener diode to protect against supply surges as described in the previous section, and by selecting a separate fuse to protect from load faults. The load fuse in Figure 5 is chosen close to the normal operating current. Abnormal supply surges do not affect it and equipment operates reliably but with ample protection for the supply against load changes.

ZENER DIODES AND RECLOSING DISCONNECT ELEMENTS

An interesting application of zener diodes as overvoltage protectors, which offers the possibility of designing for both long and short duration surges, is shown in Figure 6.




Figure 6. Zener Diode Reclosing Circuit Breaker
Protective Circuit

In the event of a voltage overload exceeding a chosen zener voltage, a large current will be drawn through the diode. The reclosing disconnect element opens after an interval determined by its time constant, and the supply is disconnected. After another interval, again depending on the switch characteristics, the supply is reconnected and the voltage "sampled" by the zener diode. This leads to an "on-off" action which continues until the supply voltage drops below the predetermined limit. At no time can the load voltage or current exceed that set by the zener. The chief advantage in this type of circuit is the elimination of fuse replacement in similar fusing circuits, while providing essentially the same load protection.




Figure 5. Supply and Load with Zener Diode; Fuse Circuitry




Figure 7. (Typical) Voltage, Current and Temperature Waveforms for a Thermal Breaker

It is difficult to define a set design procedure in this case, because of the wide variety of reclosing, magnetic and thermal circuit breakers available. Care should be taken to ensure that the power dissipated in the zener diode during the conduction time of the disconnect element does not exceed its rating. As an example, assume the disconnect element was a thermal breaker switch. The waveforms for a typical over-voltage situation are shown in Figure 7.

It is apparent that the highest zener diode junction temperature is reached during the first conduction period. At this time the thermal breaker is cold and requires the greatest time to reach its break temperature. The breaker then cycles thermally between the make and break temperatures as long as the supply voltage is greater than the zener voltage, as shown in Figure 7.

The zener diode current and junction temperature variation are shown in the last two waveforms of Figure 7. Overvoltage durations longer than the trip time of the thermal breaker do not affect the diode as the supply is disconnected. An overvoltage of much higher level simply

causes the thermal breaker to open sooner. In effect, the zener diode rating must be high enough to ensure that maximum junction temperature is not reached during the longest interval that the thermal switch will be closed.

Manufacturers of thermally operated circuit breakers publish current-time curves for their devices similar to that shown in Figure 8. By estimating the peak supply overvoltage and determining the maximum overvoltage tolerated by the load, an estimation of peak zener current can be made. The maximum breaker trip time may then be read from Figure 8. (After the initial current surge, the duration of "of" time is determined entirely by the breaker characteristics and will vary widely with manufacture.) The zener diode junction temperature rise during conduction may be calculated now from the thermal time constant of the device and the heatsink used.

Because the reclosing circuit breaker is continually cycling on and off, the zener current takes on the characteristics of a repetitive surge, as can be seen in Figure 7.




Figure 8. Trip Time versus Current for Thermal Breaker

TRANSISTOR OVERVOLTAGE PROTECTION

In many electronic circuits employing transistors, high internal voltages can be developed and, if applied to the transistors, will destroy them. This situation is quite common in transistor circuits that are switching highly inductive loads. A prime example of this would be in transistorized electronic ignition systems such as shown in Figures 9a and 9b.

The zener diode is an important component to assure solid state ignition system reliability. There are two basic methods

of using a zener diode to protect an ignition transistor. These are shown in Figures 9a and 9b. In Figure 9b the transistor is protected by a zener diode connected between base and collector and in Figure 9a, the zener is connected between emitter and collector. In both cases the voltage level of the zener must be selected carefully so that the voltage stress on the transistor is in a region where the safe operating area is adequate for reliable circuit operation.

Figure 10 illustrates "safe" and "unsafe" selection of a zener diode for collector-base protection of a transistor in the ignition coil circuit. It can be seen that the safe operating area of a transistor must be known if an adequate protective zener is to be selected.

The zener diode must be able to take the stress of peak pulse current necessary to clamp the voltage rise across the transistor to a safe value. In a typical case, a 5 watt, 100 volt zener transient suppressor diode is required to operate with an 80 us peak pulse current of 8 amperes when connected between the collector-emitter of the transistor. The waveform of this pulse current approaches a sine wave in shape (Figure 11). The voltage rise across a typical transient suppressor diode due to this current pulse is shown in Figure 12. This voltage rise of approximately 8 volts indicates an effective zener impedance of approximately 1 ohm. However, a good share of this voltage rise is due to the temperature coefficient and thermal time constant of the zener. The temperature rise of the zener diode junction is indicated by the voltage difference between the rise and fall of the current pulse.




Figure 9. Transistor Ignition Systems with Zener Overvoltage Surge Protection




Figure 10. Safe Zener Protection




Figure 11. Zener Diode Current Pulse




Figure 12. Voltage-Current Representation on 100 V Zener

In order to assure safe operation, the change in zener junction temperature for the peak pulse conditions must be analyzed. In making the calculation, the method described in Chapter 3 should be used, taking into account duty cycle, pulse duration, and pulse magnitude.

When the zener diode is connected between the collector and emitter of the transistor, additional power dissipation will result from the clipping of the ringing voltage of the ignition coil by the forward conduction of the zener diode. This power dissipation by the forward diode current will result in additional zener voltage rise. It is not uncommon to observe a 15-volt rise above the zener device voltage rating due to temperature coefficient and impedance under these pulse current conditions.

The zener diode should be connected as close as possible to the terminals of the transistor the zener is intended to protect. This insures that induced voltage transients, caused by current changes in long lead lengths, are clamped by the zener and do not appear across the transistor.




Figure 13. DC-DC Converter with Surge Protecting Diodes

Another example of overvoltage protection of transistor operating in an inductive load switch capacity is illustrated in Figure 13. The DC-DC converter circuit shows a connection from collector to emitter of two zener diodes as collector overvoltage protectors. Without some type of limiting device, large voltage spikes may appear at the collectors, due to the switching transients produced with normal circuit operation. When this spike exceeds the collector breakdown rating of the transistor, transistor life is considerably shortened. The zener diodes shown are chosen with zener breakdowns slightly below transistor breakdown voltage to provide the necessary clipping action. Since the spikes are normally of short duration (0.5 to 5 μ s) and duty cycle is low, normal chassis mounting provides adequate heatsinking.

METER PROTECTION

The silicon zener diode can be employed to prevent overloading sensitive meter movements used in low range DC and AC voltmeters, without adversely affecting the meter linearity. The zener diode has the advantage over thermal protective devices of instantaneous action and, of course, will function repeatedly for an indefinite time (as compared to the reset time necessary with thermal devices). While zener protection is presently available for voltages as low as 2.4 volts, forward diode operation can be used for meter protection where the voltage drop is much smaller. A typical protective circuit is illustrated in Figure 14. Here the meter movement requires 100 µAmps for full scale deflection and has 940 ohms resistance. For use in a

voltmeter to measure 25 V, approximately 249 thousand ohms are required in series.




Figure 14. Meter Protection with Zener Diode

The protection provided by the addition of an 18 volt zener is illustrated in Figure 15. With an applied voltage of 25 volts, the 100 µAmps current in the circuit produces a drop of 17.9 volts across the series resistance of 179 thousand ohms. A further increase in voltage causes the zener diode to conduct, and the overload current is shunted away from the meter. Since ON Semiconductor zener diodes have zener voltages specified within 5 and 10%, a safe design may always be made with little sacrifice in meter linearity by assuming the lowest breakdown voltage within the tolerance. The shunting effect on the meter of the reverse biased diode is generally negligible below breakdown voltage (on the order of 0.5° full scale). For very precise work, the zener diode breakdown voltage must be accurately known and the design equations solved for the correct resistance values.




Figure 15. Meter Protection with Zener Diodes

ZENER DIODES USED WITH SCRS FOR CIRCUIT PROTECTION

An interesting aspect of circuit protection incorporating the reliable zener diode is the protective circuits shown in Figures 16 and 17. In a system that is handling large amounts of power, it may become impractical to employ standard zener shunt protection because of the large current it would be required to carry. The SCR crowbar technique shown in Figure 16 can be effectively used in these situations. The zener diode is still the transient detection component, but it is only required to carry the gate current for SCR turn on, and the SCR will carry the bulk of the shunt current. Whenever the incoming voltage exceeds the zener voltage, it avalanches, supplying gate drive to the SCR which, when fired, causes a current demand that will trip the circuit breaker. The resistors shown are for current limiting so that the SCR and zener ratings are not exceeded.

The circuit of Figure 17 is designed to disconnect the supply in the event a specified load current is exceeded. This is done by means of a series sense resistor and a compatible zener to turn the shunt SCR on. When the voltage across the series resistor, which is a function of the load current, becomes sufficient to break over the zener, the SCR is fired, causing the circuit breaker to trip.




Figure 16. SCR Crowbar Over-Voltage Protection Circuit for AC Circuit Operation




Figure 17. SCR Longterm Current Overload Protection

ZENER TRANSIENT SUPPRESSORS

The transient suppressor is used as a shunt element in exactly the same manner as a conventional zener. It offers the same advantages such as low insertion loss, immediate recovery after operation, a clamping factor approaching unity, protection against fast rising transients, and simple circuitry. The primary difference is that the transient suppressor extends these advantages to higher power levels.

Even in the event of transients with power contents far in excess of the capacity of the zeners, protection is still provided the load. When overloaded to failure, the zener will approximate a short. The resulting heavy drain will aid in opening the fuse or circuit breaker protecting the load against excess current. Thus, even if the suppressor is destroyed, it still protects the load.

The design of the suppressor-fuse combination for the required level of protection follows the techniques for conventional zeners discussed earlier in this chapter.

TRANSIENT SUPPRESSION CHARACTERISTICS

Zener diodes, being nearly ideal clippers (that is, they exhibit close to an infinite impedance below the clipping level and close to a short circuit above the clipping level), are often used to suppress transients. In this type of application, it is important to know the power capability of the zener for short pulse durations, since they are intolerant of excessive stress.

Some ON Semiconductor data sheets such as the ones for devices shown in Table 1 contain short pulse surge capability. However, there are many data sheets that do not contain this data and Figure 18 is presented here to supplement this information.

• •					
Series Numbers	Steady State Power	Package	Description		
1N4728A	1 W	DO-41	Double Slug Glass		
1N6267A	5 W	Case 41A	Axial Lead Plastic		
1N5333B	5 W	Case 102	Surmetic 40		
1N746A/957B /4370A	500 mW	DO-35	Double Slug Glass		
1N5221B	500 mW	DO-35	Double Slug Glass		

Table 1. Transient Suppressor Diodes

Some data sheets have surge information which differs slightly from the data shown in Figure 18. A variety of reasons exist for this:

- 1. The surge data may be presented in terms of actual surge power instead of nominal power.
- 2. Product improvements have occurred since the data sheet was published.

- Large dice are used, or special tests are imposed on the product to guarantee higher ratings than those shown in Figure 18.
- 4. The specifications may be based on a JEDEC registration or part number of another manufacturer.

The data of Figure 18 applies for non-repetitive conditions and at a lead temperature of 25°C. If the duty cycle increases, the peak power must be reduced as indicated by the curves of Figure 19. Average power must be derated as the lead or ambient temperature rises above 25°C. The average power derating curve normally given on data sheets may be normalized and used for this purpose.




Figure 18. Peak Power Ratings of Zener Diodes




Figure 19. Typical Derating Factor for Duty Cycle

When it is necessary to use a zener close to surge ratings, and a standard part having guaranteed surge limits is not suitable, a special part number may be created having a surge limit as part of the specification. Contact your nearest ON Semiconductor OEM sales office for capability, price, delivery, and minimum order quantities.

MATHEMATICAL MODEL

Since the power shown on the curves is not the actual transient power measured, but is the product of the peak current measured and the nominal zener voltage measured at the current used for voltage classification, the peak current can be calculated from:

$$I_{Z(PK)} = \frac{P_{(PK)}}{V_{Z(nom)}}$$
 (5)

The peak voltage at peak current can be calculated from:

$$V_{Z(PK)} = F_C \times V_{Z(nom)}$$
 (6)

where F_C is the clamping factor. The clamping factor is approximately 1.20 for all zener diodes when operated at their pulse power limits. For example, a 5 watt, 20 volt zener can be expected to show a peak voltage of 24 volts regardless of whether it is handling 450 watts for 0.1 ms or 50 watts for 10 ms. This occurs because the voltage is a function of junction temperature and IR drop. Heating of the junction is more severe at the longer pulse width, causing a higher voltage component due to temperature which is roughly offset by the smaller IR voltage component.

For modeling purposes, an approximation of the zener resistance is needed. It is obtained from:

$$R_{Z(nom)} = \frac{V_{Z(nom)}(F_C-1)}{P_{PK(nom)} / V_{Z(nom)}}$$
(7)

The value is approximate because both the clamping factor and the actual resistance are a function of temperature.

CIRCUIT CONSIDERATIONS

It is important that as much impedance as circuit constraints allow be placed in series with the zener diode and the components to be protected. The result will be a lower clipping voltage and less zener stress. A capacitor in parallel

with the zener is also effective in reducing the stress imposed by very short duration transients.

To illustrate use of the data, a common application will be analyzed. The transistor in Figure 20 drives a 50 mH solenoid which requires 5 amperes of current. Without some means of clamping the voltage from the inductor when the transistor turns off, it could be destroyed.


The means most often used to solve the problem is to connect an ordinary rectifier diode across the coil; however, this technique may keep the current circulating through the coil for too long a time. Faster switching is achieved by allowing the voltage to rise to a level above the supply before being clamped. The voltage rating of the transistor is 60 V, indicating that approximately a 50 volt zener will be required.

The peak current will equal the on-state transistor current (5 amperes) and will decay exponentially as determined by the coil L/R time constant (neglecting the zener impedance). A rectangular pulse of width L/R (0.01 s) and amplitude of I_{PK} (5 A) contains the same energy and may be used to select a zener diode. The nominal zener power rating therefore must exceed (5 A \times 50) = 250 watts at 10 ms and a duty cycle of 0.01/2 = 0.5%. From Figure 19, the duty cycle factor is 0.62 making the single pulse power rating required equal to 250/0.62 = 403 watts. From Figure 18, one of the 1N6267 series zeners has the required capability. The 1N6287 is specified nominally at 47 volts and should prove satisfactory.

Although this series has specified maximum voltage limits, equation 7 will be used to determine the maximum zener voltage in order to demonstrate its use.

$$R_Z = \frac{47(1.20 - 1)}{500/47} = \frac{9.4}{10.64} = 0.9 \Omega$$

At 5 amperes, the peak voltage will be 4.5 volts above nominal or 51.5 volts total which is safely below the 60 volt transistor rating.



USED TO SELECT A ZENER DIODE HAVING THE PROPER VOLTAGE AND POWER CAPABILITY TO PROTECT THE TRANSISTOR

Figure 20. Circuit Example

ZENER VOLTAGE SENSING CIRCUITS AND APPLICATIONS

BASIC CONCEPTS OF VOLTAGE SENSING

Numerous electronic circuits require a signal or voltage level to be sensed for circuit actuation, function control, or circuit protection. The circuit may alter its mode of operation whenever an interdependent signal reaches a particular magnitude (either higher or lower than a specified value). These sensing functions may be accomplished by incorporating a voltage dependent device in the system creating a switching action that controls the overall operation of the circuit.

The zener diode is ideally suited for most sensing applications because of its voltage dependent characteristics. The following sections are some of the more common applications and techniques that utilize the zener in a voltage sensing capacity.




Figure 1. Basic Transistor-Zener Diode Sensing Circuits

TRANSISTOR-ZENER SENSING CIRCUITS

The zener diode probably finds its greatest use in sensing applications in conjunction with other semiconductor devices. Two basic widely used techniques are illustrated in Figures 1a and 1b.

In both of these circuits the output is a function of the input voltage level. As the input goes from low to high, the output will switch from either high to low (base sense circuit) or low to high (emitter sense circuit), (see Figure 2).

The base sense circuit of Figure 1a operates as follows: When the input voltage is low, the voltage dropped across R_2 is not sufficient to bias the zener diode and base emitter junction into conduction, therefore, the transistor will not conduct. This causes a high voltage from collector to emitter. When the input becomes high, the zener is biased into conduction, the transistor turns on, and the collector to emitter voltage, which is the output, drops to a low value.




Figure 2. Outputs of Transistor-Zener Voltage Sensing Circuits

The emitter sense circuit of Figure 1b operates as follows: When the input is low the voltage drop across R_3 (the output) is negligible. As the input voltage increases the voltage drop across R_2 biases the zener into conduction and forward biases the base-emitter junction. A large voltage drop across R_3 (the output voltage) is equal to the product of the collector current times the resistance, R_3 . The following relationships indicate the basic operating conditions for the circuits in Figure 1.

$$\label{eq:continuous} \begin{array}{l} \text{Circuit} & \text{Output} \\ \\ \text{High} \\ \text{V}_{OUT} = \text{V}_{IN} - \text{I}_{CO}\text{R}_3 \cong \text{V}_{IN} \\ \\ \text{Low} \\ \text{V}_{OUT} = \text{V}_{IN} - \text{I}_{C}\text{R}_3 = \text{V}_{CE(sat)} \\ \\ \text{1b} \\ \\ \text{V}_{OUT} = \text{V}_{IN} - \text{V}_Z - \text{V}_{CE(off)} = \text{I}_{CO}\text{R}_3 \\ \\ \text{High} \\ \text{V}_{OUT} = \text{V}_{IN} - \text{V}_{CE(sat)} = \text{I}_{C}\text{R}_3 \\ \end{array}$$

In addition, the basic circuits of Figure 1 can be rearranged to provide inverse output.

AUTOMOTIVE ALTERNATOR VOLTAGE REGULATOR

Electromechanical devices have been employed for many years as voltage regulators, however, the regulation setting of these devices tend to change and have mechanical contact problems. A solid state regulator that controls the charge rate by sensing the battery voltage is inherently more accurate and reliable. A schematic of a simplified solid state voltage regulator is shown in Figure 3.

The purpose of an alternator regulator is to control the battery charging current from the alternator. The charge level of the battery is proportional to the battery voltage level. Consequently, the regulator must monitor the battery voltage level allowing charging current to pass when the battery voltage is low. When the battery has attained the proper charge the charging current is switched off. In the case of the solid state regulator of Figure 3, the charging current is controlled by switching the alternator field current on and off with a series transistor switch, Q2. The switching action of Q_2 is controlled by a voltage sensing circuit that is identical to the base sense circuit of Figure 1a. When under-charged, the zener Z₁ does not conduct keeping Q₁ off. The collector-emitter voltage of Q1 supplies a forward bias to the base-emitter of Q2, turning it on. With Q2 turned on, the alternator field is energized allowing a charging current to be delivered to the battery. When the battery attains a proper charge level, the zener conducts causing Q1 to turn on, and effectively shorting out the base-emitter junction of Q_2 . This short circuit cuts off Q_2 , turns off the current flowing in the field coil which consequently, reduces the output of the alternator. Diode D₁ acts as a field suppressor preventing the build up of a high induced voltage across the coil when the coil current is interrupted.




Figure 3. Simplified Solid State Voltage Regulator

In actual operation, this switching action occurs many times each second, depending upon the current drain from the battery. The battery charge, therefore, remains essentially constant and at the maximum value for optimum operation.

A schematic of a complete alternator voltage regulator is shown in Figure 4.

It is also possible to perform the alternator regulation function with the sensing element in the emitter of the control transistor as shown in Figure 5. In this configuration, the sensing circuit is composed of Z_1 and Q_1 with biasing components. It is similar to the sensing circuit shown in Figure 1b. The potentiometer R_1 adjusts the conduction point of Q_1 establishing the proper charge level. When the battery has reached the desired level, Q_1 begins to conduct. This draws Q_2 into conduction, and therefore shorts off Q_3 which is supplying power to the alternator field. This type of regulator offers greater sensitivity with an increase in cost.




Figure 4. Complete Solid State Alternator Voltage Regulator




Figure 5. Alternator Regulator with Emitter Sensor

UNIJUNCTION-ZENER SENSE CIRCUITS

Unijunction transistor oscillator circuits can be made GO-NO GO voltage sensitive by incorporating a zener diode clamp. The UJT operates on the criterion: under proper biasing conditions the emitter-base one junction will breakover when the emitter voltage reaches a specific value given by the equation:

$$V_{p} = \eta V_{BB} + V_{D} \tag{1}$$

where:

V_p = peak point emitter voltage

 η = intrinsic stand-off ratio for the device

V_{BB} = interbase voltage, from base two to base one

V_D = emitter to base one diode forward junction drop

Obviously, if we provide a voltage clamp in the circuit such that the conditions of equation 1 are met only with restriction on the input, the circuit becomes voltage sensitive. There are two basic techniques used in clamping UJT relaxation oscillators. They are shown in Figure 6 and Figure 7.

The circuit in Figure 6 is that of a clamped emitter type. As long as the input voltage V_{IN} is low enough so that V_p

does not exceed the Zener voltage V_Z , the circuit will generate output pulses. At some given point, the required V_p for triggering will exceed V_Z . Since V_p is clamped at V_Z , the circuit will not oscillate. This, in essence, means the circuit is GO as long as V_{IN} is below a certain level, and NO GO above the critical clamp point.

The circuit of Figure 7, is a clamped base UJT oscillator. In this circuit V_{BB} is clamped at a voltage V_Z and the emitter tied to a voltage dividing network by a diode D_1 . When the input voltage is low, the voltage drop across R_2 is less than V_p . The forward biased diode holds the emitter below the trigger level. As the input increases, the R_2 voltage drop approaches V_p . The diode D_1 becomes reversed biased and, the UJT triggers. This phenomenon establishes the operating criterion that the circuit is NO GO at a low input and GO at an input higher than the clamp voltage. Therefore, the circuits in Figures 6 and 7 are both input voltage sensitive, but have opposite input requirements for a GO condition. To illustrate the usefulness of the clamped UJT relaxation oscillators, the following two sections show them being used in practical applications.




Figure 6. UJT Oscillator, GO — NO GO Output, GO for Low $V_{\rm IN}$ — NO GO for High $V_{\rm IN}$




Figure 7. UJT — NO GO Output, NO GO for Low $\rm V_{IN}$ — GO for High $\rm V_{IN}$

BATTERY VOLTAGE SENSITIVE SCR CHARGER

A clamped emitter unijunction sensing circuit of the type shown in Figure 6 makes a very good battery charger (illustrated in Figure 8). This circuit will not operate until the battery to be charged is properly connected to the charger. The battery voltage controls the charger and will dictate its operation. When the battery is properly charged, the charger will cease operation.

The battery charging current is obtained through the controlled rectifier. Triggering pulses for the controlled rectifier are generated by unijunction transistor relaxation oscillator (Figure 9). This oscillator is activated when the battery voltage is low.

While operating, the oscillator will produce pulses in the pulse transformer connected across the resistance, R_{GC} (R_{GC} represents the gate-to-cathode resistance of the controlled rectifier), at a frequency determined by the resistance, capacitance, R.C. time delay circuit.

Since the base-to-base voltage on the unijunction transistor is derived from the charging battery, it will increase as the battery charges. The increase in base-to-base voltage of the unijunction transistor causes its peak point voltage (switching voltage) to increase. These waveforms are sketched in Figure 9 (this voltage increase will tend to change the pulse repetition rate, but this is not important).




Figure 8. 12 Volt Battery Charger Control




Figure 9. UJT Relaxation Oscillator Operation

When the peak point voltage (switching voltage) of the unijunction transistor exceeds the breakdown voltage of the Zener diode, Z_1 , connected across the delay circuit capacitor, C_1 , the unijunction transistor ceases to oscillate. If the relaxation oscillator does not operate, the controlled rectifier will not receive trigger pulses and will not conduct. This indicates that the battery has attained its desired charge as set by R_2 .

The unijunction cannot oscillate unless a voltage somewhere between 3 volts and the cutoff setting is present at the output terminals with polarity as indicated. Therefore, the SCR cannot conduct under conditions of a short circuit, an open circuit, or a reverse polarity connection to the battery.

ALTERNATOR REGULATOR FOR PERMANENT MAGNET FIELD

In alternator circuits such as those of an outboard engine, the field may be composed of a permanent magnet. This increases the problem of regulating the output by limiting the control function to opening or shorting the output. Because of the high reactance source of most alternators, opening the output circuit will generally stress the bridge rectifiers to a very high voltage level. It is, therefore, apparent that the best control function would be shorting the output of the alternator for regulation of the charge to the battery.

Figure 10 shows a permanent magnet alternator regulator designed to regulate a 15 ampere output. The two SCRs are connected on the ac side of the bridge, and short out the alternator when triggered by the unijunction voltage sensitive triggering circuit. The sensing circuit is of the type shown in Figure 7. The shorted output does not appreciably increase the maximum output current level.

A single SCR could be designed into the dc side of the bridge. However, the rapid turn-off requirement of this type of circuit at high alternator speeds makes this circuit impractical.

The unijunction circuit in Figure 10 will not oscillate until the input voltage level reaches the voltage determined by the intrinsic standoff ratio. The adjustable voltage divider will calibrate the circuit. The series diode in the voltage divider circuit will compensate for the emitter-base-one diode temperature change, consequently, temperature compensation is necessary only for the zener diode temperature changes.

Due to the delay in charging the unijunction capacitor, when the battery is disconnected the alternator voltage will produce high stress voltage on all components before the SCRs will be fired. The 1N971B Zener was included in the circuit to provide a trigger pulse to the SCRs as soon as the alternator output voltage level approaches 30 volts.




Figure 10. Permanent Magnet Field Alternator Regulator




Figure 11. Zener-Resistor Voltage Sensitive Circuit




Figure 12. Improving Meter Resolution

ZENER-RESISTOR VOLTAGE SENSING

A simple but useful sense circuit can be made from just a Zener diode and resistor such as shown in Figure 11.

Whenever the applied signal exceeds the specific Zener voltage V_Z , the difference appears across the dropping resistor R. This level dependent differential voltage can be used for level detection, magnitude reduction, wave shaping, etc. An illustrative application of the simple series Zener sensor is shown in Figure 12, where the resistor drop is monitored with a voltmeter.

If, for example, the input is variable from 24 to 28 volts, a 30 voltmeter would normally be required. Unfortunately, a 4 volt range of values on a 30 volt scale utilizes only 13.3% of the meter movement — greatly limiting the accuracy with

which the meter can be read. By employing a 20 volt zener, one can use a 10 voltmeter instead of the 30 volt unit, thereby utilizing 40% of the meter movement instead of 13.3% with a corresponding increase in accuracy and readability. For ultimate accuracy a 24 volt zener could be combined with a 5 voltmeter. This combination would have the disadvantage of providing little room for voltage fluctuations, however.

In Figure 13, a number of sequentially higher-voltage Zener sense circuits are cascaded to actuate transistor switches. As each goes into avalanche its respective switching transistor is turned on, actuating the indicator light for that particular voltage level. This technique can be expanded and modified to use the zener sensors to actuate some form of logic system.




Figure 13. Sequential Voltage Level Indicator

MISCELLANEOUS APPLICATIONS OF ZENER TYPE DEVICES

INTRODUCTION

Many of the commonly used applications of zener diodes have been illustrated in some depth in the preceding chapters. This chapter shows how a zener diode may be used in some rarer applications such as voltage translators, to provide constant current, wave shaping, frequency control and synchronized SCR triggers.

The circuits used in this chapter are not intended as finished designs since only a few component values are given. The intent is to show some general broad ideas and not specific designs aimed at a narrow use.

FREQUENCY REGULATION OF A DC TO AC INVERTER

Zener diodes are often used in control circuits, usually to control the magnitude of the output voltage or current. In this unusual application, however, the zener is used to control the output frequency of a current feedback inverter. The circuit is shown in Figure 1.




Figure 1. Frequency Controlled Current Feedback Inverter

The transformer T_1 functions as a current transformer providing base current $I_B = (N_C/N_B)I_C$. Without the zener

diode, the voltage across N_B windings of the timing transformer T_1 is clamped to V_{BE} of the ON device, giving an inverter frequency of

$$f = \frac{V_{BE} \times 10^8}{4B_{S1}A_1N_B}$$

where $B_{S1}A_1$ is the flux capacity of T_1 transformer core. The effect on output frequency of V_{BE} variations due to changing load or temperature can be reduced by using a zener diode in series with V_{BE} as shown in Figure 1. For this circuit, the output frequency is given by

$$f = \frac{(V_{BE} + V_Z) \times 10^8}{4B_{S1}A_1N_B}$$

If V_{BE} is small compared to the zener voltage V_Z , good frequency accuracy is possible. For example, with $V_Z = 9.1$ volts, a 40 Watt inverter using 2N3791 transistors (operating from a 12 volt supply), exhibited frequency regulation of $\pm 2\%$ with $\pm 25\%$ load variation.

Care should be taken not to exceed $V_{(BR)EBO}$ of the non-conducting transistor, since the reverse emitter-base voltage will be twice the introduced series voltage, plus V_{BE} of the conducting device.


Transformer T₂ should not saturate at the lowest inverter frequency.

Inverter starting is facilitated by placing a resistor from point A to B₁ or a capacitor from A to B₂.


SIMPLE SQUARE WAVE GENERATOR

The zener diode is widely used in wave shaping circuits; one of its best known applications is a simple square wave generator. In this application, the zener clips sinusoidal waves producing a square wave such as shown in Figure 2a. In order to generate a wave with reasonably vertical sides, the ac voltage must be considerably higher than the zener voltage.

Clipper diodes with opposing junctions built into the device are ideal for applications of the type shown in Figure 2b.



(a) Single Zener Diode Square Wave Generator



(b) Opposed Zener Diodes Square Wave Generator




Figure 2. Zener Diode Square Wave Generator

TRANSIENT VOLTAGE SUPPRESSION

INTRODUCTION

Electrical transients in the form of voltage surges have always existed in electrical distribution systems, and prior to the implementation of semiconductor devices, they were of minor concern. The vulnerability of semiconductors to lightning strikes was first studied by Bell Laboratories in 1961. A later report tried to quantify the amount of energy certain semiconductors could absorb before they suffered latent or catastrophic damage from electrostatic discharge. Despite these early warnings, industry did not begin to address the issue satisfactorily until the late 1970s. Listed below are the seven major sources of overvoltage.

- Lightning
- Sunspots
- Switching of Loads in Power Circuits
- Electrostatic Discharge
- Nuclear Electromagnetic Pulses
- Microwave Radiation
- Power Cross

Most electrical and electronic devices can be damaged by voltage transients. The difference between them is the amount of energy they can absorb before damage occurs. Because many modern semiconductor devices, such as small signal transistors and integrated circuits can be damaged by disturbances that exceed the voltage ratings at only 20 volts or so, their survivability is poor in unprotected environments.

In many cases, as semiconductors have evolved their ruggedness has diminished. The trend to produce smaller and faster devices, and the advent of MOSFET and gallium arsenide FET technologies has led to an increased vulnerability. High impedance inputs and small junction sizes limit the ability of these devices to absorb energy and to conduct large currents. It is necessary, therefore, to supplement vulnerable electronic components with devices specially designed to cope with these hazards. Listed below are the four primary philosophies for protecting against transients.

- Clamping, or "clipping" is a method of limiting the amplitude of the transient.
- Shunting provides a harmless path for the transient, usually to ground by way of an avalanche or a crowbar mechanism.
- Interrupting opens the circuit for the duration of the transient.
- Isolating provides a transient barrier between hostile environments and vulnerable circuits through the use of transformers or optoisolators.

Selection of the proper protective method should be made based upon a thorough investigation of the potential sources of the overvoltage hazard. Different applications and environments present different sources of overvoltage.


LIGHTNING

At any given time there are about 1800 thunderstorms in progress around the world, with lightning striking about 100 times each second. In the U.S., lightning kills about 150 people each year and injures another 250. In flat terrain with an average lightning frequency, each 300 foot structure will be hit, on average, once per year. Each 1200 foot structure, such as a radio or TV tower, will be hit 20 times each year, with strikes typically generating 600 million volts.


Each cloud-to-ground lightning flash really contains from three to five distinct strokes occurring at 60 ms intervals, with a peak current of some 20,000 amps for the first stroke and about half that for subsequent strokes. The final stroke may be followed by a continuing current of around 150 amps lasting for 100 ms.

The rise time of these strokes has been measured at around 200 nanoseconds or faster. It is easy to see that the combination of 20,000 amps and 200 ns calculates to a value of dI/dt of 10¹¹ amps per second! This large value means that transient protection circuits must use RF design techniques, particularly considerate of parasitic inductance and capacitance of conductors.

While this peak energy is certainly impressive, it is really the longer-term continuing current which carries the bulk of the charge transferred between the cloud and ground. From various field measurements, a typical lightning model has been constructed, as shown in Figure 1.



Flash with No Continuing Current



Flash with Continuing Current

Figure 1. Typical Lightning Model, with and without Continuing Current

Depending on various conditions, continuing current may or may not be present in a lightning strike. A severe lightning model has also been created, which gives an indication of the strength which can be expected during worst case conditions at a point very near the strike location. Figure 2 shows this model. Note that continuing current is present at more than one interval, greatly exacerbating the damage which can be expected. A severe strike can be expected to ignite combustible materials.




Figure 2. Severe Lightning Model

A direct hit by lightning is, of course, a dramatic event. In fact, the electric field strength of a lightning strike nearby may be enough to cause catastrophic or latent damage to semiconductor equipment. It is a more realistic venture to try to protect equipment from these nearby strikes than to expect survival from a direct hit.

With this in mind, it is important to be able to quantify the induced voltage as a function of distance from the strike. Figure 3 shows that these induced voltages can be quite high, explaining the destruction of equipment from relatively distant lightning flashes.




Figure 3. Voltage Induced by Nearby Lightning Strike

Burying cables does not provide appreciable protection as the earth is almost transparent to lightning radiated fields. In fact, underground wiring has a higher incidence of strikes than aerial cables.³

SUNSPOTS

The sun generates electromagnetic waves which can disrupt radio signals and increase disturbances on residential and business power lines. Solar flares, which run in cycles of 11 years (1989 was a peak year) send out electromagnetic waves which disrupt sensitive equipment.

Although not quantified, the effects of sunspot activity should be considered. Sunspots may be the cause of sporadic, and otherwise unexplainable problems in such sensitive areas.

SWITCHING OF LOADS IN POWER CIRCUITS

Inductive switching transients occur when a reactive load, such as a motor or a solenoid coil, is switched off. The rapidly collapsing magnetic field induces a voltage across the load's winding which can be expressed by the formula:

$$V = -L (dI/dt)$$

where L is inductance in henrys and dI/dt is the rate of change of current in amps per second.

Such transients can occur from a power failure or the normal opening of a switch. The energy associated with the transient is stored within the inductance at power interruption and is equal to:

$$W = 1/2 Li^2$$

where W is energy in joules and i is instantaneous current in amps at the time of interruption.

As an example, a 1.4 to 2.5 kV peak transient can be injected into a 120 vac power line when the ignition system of an oil furnace is fired. It has also been shown that there are transients present on these lines which can reach as high as 6 kV. In locations without transient protection devices, the maximum transient voltage is limited to about 6 kV by the insulation breakdown of the wiring.

Inductive switching transients are the silent killers of semiconductors as they often occur with no outward indication. A graphic example is the report of a large elevator company indicating the failure of 1000 volt rectifiers during a power interruption. In another area, power interruption to a 20 HP pump motor in a remote area was directly related to failure of sensitive monitoring equipment at that same site.⁴




Figure 4. Switching Transient Definition for Aircraft and Military Buses, per Boeing Document D6-16050

After characterizing electrical overstress on aircraft power buses, Boeing published **Document D6-16050** as shown in Figure 4.

The military has developed switching transient definitions within several specifications including:

DOD-STD-1399 for shipboard MIL-STD-704 for aircraft MIL-STD-1275 for ground vehicles

The International Electrotechnical Commission (IEC) is now promoting their specification **IEC 801-4** throughout the European community. This describes an inductive switching transient voltage threat having 50 ns wide spikes with amplitudes from 2 kV to 4 kV occurring in 300 ms wide bursts.⁵

Besides these particular military specifications, many are application specific and functional tests exist. A supplier of transient voltage suppressor components will be expected to perform to a wide variety of them.

ELECTROSTATIC DISCHARGE (ESD)

ESD is a widely recognized hazard during shipping and handling of many semiconductor devices, especially those that contain unprotected MOSFETs, semiconductors for use at microwave frequencies and very high speed logic with switching times of 2 ns or less. In response to this threat, most semiconductors are routinely shipped in containers made of conductive material.

In addition to various shipping precautions, electronic assembly line workers should be grounded, use grounded-tip soldering irons, ionized air blowers and other techniques to prevent large voltage potentials to be generated and possibly discharged into the semiconductors they are handling.

Once the assembled device is in normal operation, ESD damage can still occur. Any person shuffling his feet on a carpet and then touching a computer keyboard can possibly cause a software crash or, even worse, damage the keyboard electronics.

The electrical waveform involved in ESD is a brief pulse, with a rise time of about 1 ns, and a duration of $100{\text -}300~\mu s$. The peak voltage can be as large as 30~kV in dry weather, but is more commonly $0.5{\text -}5.0~kV$. The fastest rise times occur from discharges originating at the tip of a hand-held tool, while discharges from the finger tip and the side of the hand are slightly slower. A typical human with a body capacitance of 150~pF, charged to 3 microcoulombs, will develop a voltage potential of 20~kV, according to the formula:

$$V = Q / C$$

where V is voltage, Q is charge and C is capacitance. The energy delivered upon discharge is:

$$W = 1/2 CV^2$$

where W is energy in joules, C is capacitance and V is voltage.

It is interesting to note that most microcircuits can be destroyed by a 2500 volt pulse, but a person cannot feel a static spark of less than 3500 volts!

NUCLEAR ELECTROMAGNETIC PULSES (NEMP)

When a nuclear weapon is detonated, a very large flux of photons (gamma rays) is produced. These rays act to produce an electromagnetic field known as a nuclear electromagnetic pulse or NEMP. When a nuclear detonation occurs above the atmosphere, a particulary intense pulse illuminates all objects on the surface of the earth, and all objects in the lower atmosphere within line of sight of the burst. A burst 300–500 km above Kansas would illuminate the entire continental U.S.

A typical NEMP waveform is a pulse with a rise time of about 5 ns and a duration of about 1 µs. Its peak electric field is 50–100 kV/m at ground level. After such a pulse is coupled into spacecraft, aircraft and ground support equipment, it produces a waveform as described in **MIL-STD-461C**. The insidious effect of NEMP is its broad coverage and its potential for disabling military defense systems.

MICROWAVE RADIATION

Microwaves can be generated with such high power that they can disable electronic hardware upon which many military systems depend. A single pulse flux of 10^{-8} MJ/cm² burns out receiver diodes, and a flux of 10^{-4} MJ/cm² causes bit errors in unshielded computers.⁸ With automobiles utilizing MPU controls in more applications, it is important to protect against the effects of driving by a microwave transmitter. Likewise, a nearby lightning strike could also have detrimental effects to these systems.

POWER CROSS

Yet another source of electrical overstress is the accidental connection of signal lines, such as telephone or cable television, to an ac or dc power line. Strictly speaking, this phenomenon, known as a power cross, is a continuous state, not a transient. However, the techniques for ensuring the

survival of signal electronics after a power cross are similar to techniques used for protection against transient overvoltages.

STANDARDIZED WAVEFORMS

Fortunately, measurements of these hazards have been studied and documented in several industry specifications. For example, Bellcore **Technical Advisory TA-TSY-000974** defines the generic measurement waveform for any double exponential waveform, which is the basis for most of the specific applications norms.

The predominant waveform for induced lightning transients, set down by Rural Electrification Administration **Document PE-60**, is shown in Figure 5. This pulse test, performed at the conditions of $100 \text{ V/}\mu\text{s}$ rise, $10/1000 \,\mu\text{s}$, Ip = 1 kV, is one of the two most commonly specified in the industry. The other is the $8/20 \,\mu\text{s}$ waveform, shown in Figure 6.




Figure 5. Pulse Waveform (10/1000 μs)




Figure 6. Pulse Waveform (8/20 μs)

TRANSIENT VOLTAGE SUPPRESSION AND TELECOM TRANSIENT VOLTAGE SURGE SUPPRESSION COMPONENTS ON DATA AND TELEPHONE LINES

Lines carrying data and telephone signals are subject to a number of unwanted and potentially damaging transients primarily from two sources: lightning and "power crosses." A power cross is an accidental connection of a signal line to a powerline. Transients from lightning can impress voltages well above a kilovolt on the line but are of short duration, usually under a millisecond. Lightning transients are suppressed by using Transient Voltage Surge Suppressor

(TVS) devices. TVS devices handle high peak currents while holding peak voltage below damaging levels, but have relatively low energy capability and cannot protect against a power cross fault. The first TVS used by telephone companies is the carbon block, but its peak let-through voltage was too high for modern equipment using unprotected solid state circuitry. A number of other components fill today's needs.

The power cross condition causes a problem with telephone lines. Fast acting fuses, high speed circuit breakers and positive temperature coefficient thermistors have been successfully used to limit or interrupt current surges exceeding a millisecond.

Over the years, telecommunications switching equipment has been transitioning from electromechanical relays to integrated circuits and MOSFET technology. The newer equipment operates at minimal electrical currents and voltages, which make it very efficient. It is therefore quite sensitive to electrical overloads caused by lightning strikes and other transient voltage sources, and by power crosses.

Because of the deployment of new technology, both in new installations and in the refurbishment of older systems, the need for transient protection has grown rapidly. It is widely recognized that any new equipment must include protection devices for reasons of safety, reliability and long term economy.

The major telecom companies, in their never ending quest for the elimination of electromechanical technology have been looking at a number of novel methods and implementations of protection. These methods provide for solutions to both the primary and secondary protection categories.

A number of studies have been conducted to determine the transient environment on telephone lines. Very little has been done with data lines because a typical situation does not exist. However, information gathered from telephone line studies can serve as a guide for data lines.

Past studies on telephone lines coupled with the high current capability of arc type arrestors and the conservative nature of engineers seem to have produced specifications which far exceed the real need. A recent study by Bell South Services⁹ reported that the highest level of transient energy encountered was well below standards and specifications in common use. Now, solid state devices perform adequately for many applications. However the stringent specifications of some regulatory agencies promote arc-type arrestors, though solid state devices would be a better choice.

PRIMARY PROTECTION

Primary protection is necessary to protect against high voltage transients which occur in the outdoor environment. These transients include induced lightning surges and ac cross conditions.

As such, primary protection is located at the point where wiring enters the building or terminal box. It is the first line defense against outside hazards. TVS devices located where lines enter a building are called primary protectors.

Protectors connected to indoor lines are referred to as secondary protectors. Both primary and secondary protectors are required to provide complete equipment protection.

Today, primary protection is most generally accomplished through the use of surge protector modules. For telecom, these are designed specifically for the environment and the standards dictated by the telecom applications. They typically contain a two or three element gas arrestor tube and a mechanically-triggered heat coil. Some also include air gap carbon block arrestors which break over at voltages above about 1500 volts.

Some modules contain high speed diodes for clamp response in the low nanoseconds. This provides protection until the gas tube fires, generally in about one microsecond. The diodes may be connected between the tip, ring and ground conductors in various combinations. The 5ESS electronic switching system norms dictate design and performance requirements of TVS modules in use today. Test methods are spelled out in **REA PE-80**, a publication of the Rural Electrification Administration.

In the U.S. alone, 58 million primary protection modules are sold annually, about 40 million for central offices and 18 million for station locations, such as building entrances. Eighty percent of these use gas tubes, 16% use air-gap carbon blocks, and only 2% (so far) are solid state.

SECONDARY PROTECTION

Secondary protection is necessary for the equipment inputs, and as such, is located between the primary protector and the equipment. Secondary protection is generally accomplished with one or more TVS components, as opposed to the modules used for primary. It is often placed on a circuit board along with other components handling other duties, such as switching. Secondary protection is applied to lines associated with long branch circuits which have primary protection a significant distance away, to internal data lines, and to other locations requiring additional local hazard-proofing.

While not as open to external transients as the primary, secondary can still see peak open circuit voltages in excess of 1000 volts and short circuit currents of hundreds of amps. These transients may be locally generated, or they may be residuals from the primary protectors upstream.

STANDARDS

Transient voltage waveforms are commonly described in terms of a dual exponential wave as defined in Figure 7. The standard chosen for power lines is a $1.2/50~\mu s$ voltage wave which causes an $8/20~\mu s$ current wave. Although the source of the most severe transients on telecom lines is the same as for power lines and lightning, the higher impedance per unit length of the telephone line stretches the waves as they propagate through the lines.




Figure 7. Definition of Double Exponential Impulse Waveform

The 10/1000 µs wave approximates the worst case waveform observed on data and telecom lines. TVS devices intended for this service are usually rated and characterized using a 10/1000 waveform. The Bell South study revealed that the worst transient energy handled by primary protectors on lines entering a central office was equivalent to only 27 A peak of a 10/1000 wave. This level is considerably less than that required by secondary protectors in most of the standards in use today. This finding is particularly significant because the Bell South service area includes Central Florida, the region experiencing the highest lightning activity in the U.S.

The United States Federal Communications Commission (FCC) has defined mandatory requirements for equipment which is to be connected to the U.S. telephone network. In some cases, U.S. equipment must meet standards developed by the Rural Electrification Agency (REA). Many nations demand compliance to standards imposed by the Consultative Committee, International Telegraph and Telephone (CCITT). In addition, most equipment users demand safety certification from U.L., which has its own standards.

The FCC Standards are based on a worst case residue from a carbon block primary protector installed where the phone line enters the building. The CCITT standard is applicable for situations lacking primary protection, other than wiring flashover. Companies entering the telephone equipment or protector market will need to obtain and become familiar with the appropriate governing standards.

TRANSIENT VOLTAGE PROTECTION COMPONENTS

GENERAL TVS CHARACTERISTICS

A number of transient voltage suppressor (TVS) devices are available. Each finds use in various applications based upon performance and cost. All types are essentially transparent to the line until a transient occurs; however, some devices have significant capacitance which loads the line for ac signals. A few of the these are described in Table 1.

Based upon their response to an overvoltage, TVS devices fit into two main categories, clamps and crowbars. A clamp conducts when its breakdown voltage is exceeded and reverts back to an open circuit when the applied voltage drops below breakdown. A crowbar switches into a low voltage, low impedance state when its breakover voltage is exceeded and restores only when the current flowing through it drops below a "holding" level.

CLAMP DEVICES

All clamp devices exhibit the general V-I characteristic of Figure 8. There are variations; however, some clamps are asymmetric. In the non clamping direction, some devices such as the zener TVS exhibit the forward characteristic of a diode while others exhibit a very high breakdown voltage and are not intended to handle energy of "reverse" polarity. Under normal operating conditions, clamp devices appear virtually as an open circuit, although a small amount of leakage current is usually present. With increasing voltage a point is reached where current increases rapidly with voltage as shown by the curved portion of Figure 8. The rapidly changing curved portion is called the "knee region." Further increases in current places operation in the "breakdown" region.




Figure 8. Static Characteristics of a Clamp Device

In the knee region the V-I characteristic of clamping devices can be approximated by the equation:

$$I = K Vs$$
 (1)

where K is a constant of proportionality and s is an exponent which defines the "sharpness factor" of the knee. The exponent s is 1 for a resistor and varies from 5 to over 100 for the clamping devices being used in TVS applications. A high value of s i.e., a sharp knee, is beneficial. A TVS device can be chosen whose breakdown voltage is just above the worst case signal amplitude on the line without concern of loading the line or causing excessive dissipation in the TVS.

As the current density in the clamp becomes high, the incremental resistance as described by Equation 1 becomes very small in comparison to the bulk resistance of the material. The incremental resistance is therefore ohmic in the high current region.

Unfortunately, a uniform terminology for all TVS devices has not been developed; rather, the terms were developed in conjunction with the appearance of each device in the marketplace. The key characteristics normally specified define operation at voltages below the knee and at currents above the knee.

Leakage current is normally specified below the knee at a voltage variously referred to as the stand-off voltage, peak working voltage or rated dc voltage. Some devices are rated in terms of an RMS voltage, if they are bidirectional. Normal signal levels must not exceed this working voltage if the device is to be transparent.

Breakdown voltage is normally specified at a fairly low current, typically 1 mA, which places operation past the knee region. Worst case signal levels should not exceed the breakdown voltage to avoid the possibility of circuit malfunction or TVS destruction.

The voltage in the high current region is called the clamping voltage, V_C . It is usually specified at the maximum current rating for the device. To keep V_C close to the breakdown voltage, s must be high and the bulk resistance low. A term called clamping factor, (F_C) is sometimes used to describe the sharpness of the breakdown characteristic. F_C is the ratio of clamping voltage to the breakdown voltage. As the V-I characteristic curve of the TVS approaches a right angle, the clamping factor approaches unity. Clamping factor is not often specified, but it is useful to describe clamp device behavior in general terms.

Туре	Protection Time	Protection Voltage	Power Dissipation	Reliable Performance	Expected Life	Other Considerations
GAS TUBE	> 1 μs	60–100 V	Nil	No	Limited	Only 50–2500 surges. Can short power line.
MOV	10–20 ns	> 300 V	Nil	No	Degrades	Fusing required. Degrades. Voltage level too high.
AVALANCHE TVS	50 ps	3–400 V	Low	Yes	Long	Low power dissipation. Bidirectional requires dual.
THYRISTOR TVS	< 3 ns	30–400 V	Nil	Yes	Long	High capacitance. Temperature sensitive.

Clamp devices generally react with high speed and as a result find applications over a wide frequency spectrum. No delay is associated with restoration to the off state after operation in the breakdown region.

CROWBAR DEVICES

Crowbar TVS devices have the general characteristics shown in Figure 9. As with clamp devices, asymmetric crowbars are available which may show a diode forward characteristic or a high voltage breakdown in one direction.




Figure 9. Static Characteristics of a Bidirectional Crowbar Device

The major difference between a crowbar and a clamp is that, at some current in the breakdown region, the device switches to a low voltage on-state. In the clamping region from I_1 to I_2 , the slope of the curve may be positive as shown by segment 1, negative (segment 2) or exhibit both characteristics as shown by segment 3. A slightly positive slope is more desirable than the other two curves because a negative resistance usually causes a burst of high frequency oscillation which may cause malfunction in associated circuitry. However, a number of performance and manufacturing trade-offs affect the shape of the slope in the clamping region.

A crowbar TVS has an important advantage over a clamp TVS in that it can handle much larger transient surge current densities because the voltage during the surge is considerably lower. In a telephone line application, for example, the clamping level must exceed the ring voltage peak and will typically be in the vicinity of 300 volts during a high current surge. The on-state level of the crowbar may be as low as 3 volts for some types which allows about two orders of magnitude increase in current density for the same peak power dissipation.

However, a crowbar TVS becomes "latched" in the on-state. In order to turn off its current flow the driving voltage must be reduced below a critical level called the holding or extinguishing level. Consequently, in any application where the on-state level is below the normal system voltage, a follow-on current occurs. In a dc circuit crowbars will not turn off unless some means is provided to interrupt the current. In an ac application crowbars will turn off near the zero crossing of the ac signal, but a time delay is associated with turn-off which limits crowbars to

relatively low frequency applications. In a data line or telecom application the turn-off delay causes a loss of intelligence after the transient surge has subsided.

A telephone line has both ac and dc signals present. Crowbars can be successfully used to protect telecom lines from high current surges. They must be carefully chosen to ensure that the minimum holding current is safely above the maximum dc current available from the lines.

TVS DEVICES

A description of the various types of TVS devices follows in the chronological order in which they became available. Used appropriately, sometimes in combination, any transient protection problem can be suitably resolved. Their symbols are shown in Figure 10.




Figure 10. TVS Devices and Their Symbols

AIR GAP ARRESTORS

The air gap is formed by a pair of metal points rigidly fixed at a precise distance. The air ionizes at a particular voltage depending upon the gap width between the points. As the air ionizes breakover occurs and the ionized air provides a low impedance conductive path between the points.

The breakover threshold voltage is a function of the air's relative humidity; consequently, open air gaps are used mainly on high voltage power lines where precise performance is not necessary. For more predictable behavior, air gaps sealed in glass and metal packages are also available.

Because a finite time is required to ionize the air, the actual breakover voltage of the gap depends upon the rate of rise of the transient overvoltage. Typically, an arrestor designed for a 120 V ac line breaks over at 2200 volts.

Air gaps handle high currents in the range of 10,000 amperes. Unfortunately, the arc current pits the tips which causes the breakover voltage and on-state resistance to increase with usage.

CARBON BLOCK ARRESTORS

The carbon block arrestor, developed around the turn of the century to protect telephone circuits, is still in place in many older installations. The arrestor consists of two carbon block electrodes separated by a 3 to 4 mil air gap. The gap breaks over at a fairly high level – approximately 1 kV – and cannot be used as a sole protection element for modern telecom equipment. The voltage breakdown level is irregular. With use, the surface of the carbon block is burned which increases the unit's resistance. In addition, the burned material forms carbon tracks between the blocks causing a leakage current path which generates noise. Consequently, many of the carbon blocks in service are being replaced by gas tubes and are seldom used in new installations.

SILICON CARBIDE VARISTORS

The first non-linear resistor to be developed was called a "varistor." It was made from specially processed silicon carbide and found wide use in high power, high voltage TVS applications. It is not used on telecom lines because its clamping factor is too high: s is only about 5.

GAS SURGE ARRESTORS

Gas surge arrestors are a sophisticated modification of the air gap more suited to telecom circuit protection. Most often used is the "communication" type gap which measures about 3/8 inch in diameter and 1/4 inch thick. A cross section is shown in Figure 11. They consist of a glass or ceramic envelope filled with a low pressure inert gas with specialized electrodes at each end. Most types contain a minute quantity of radioactive material to stabilize breakover voltage. Otherwise, breakover is sensitive to the level of ambient light.

Because of their small size and fairly wide gap, capacitance is very low, only a few picofarads. When not activated, their off-state impedance or insulation resistance is virtually infinite.




Figure 11. Gas Arrestor Cross Section

Key electrical specifications for this TVS type include breakover voltage (dc & pulse), maximum holdover voltage, arc voltage, and maximum surge current.

The breakover voltage is rated at a slow rate of rise, 5000 V/s, essentially dc to a gas arrestor. Typical dc voltage ratings range from 75 V through 300 V to provide for most communication systems protection requirements. The maximum pulse voltage rating is that level at which the device fires and goes into conduction when subjected to a fairly rapid rate of voltage rise, (dv/dt) usually 100 V/\mu s . Maximum rated pulse voltages typically range from 400 V to 600 V, depending on device type.

A typical waveform of a gas surge arrestor responding to a high voltage pulse is shown in Figure 12. From the waveform, it can be seen that the dv/dt of the wave is 100 $v/\mu s$ and the peak voltage (the breakover voltage) is 520 V.




Figure 12. Voltage Waveform of Gas Surge Arrestor Responding to a Surge Voltage

Gas surge arrestors fire faster but firing voltage increases as the transient wave fronts increase in slope as illustrated in Figure 13. The near vertical lines represent the incident transient rise time. Note that the response time is greater than 0.1s at slow rise times but decreases to less than 0.1 μ s for risetimes of 20 kV/ μ s. However, the firing voltage has increased to greater than 1000 V for the gas tube which breaks over at 250 Vdc.

The driving circuit voltage must be below the holdover voltage for the gap to extinguish after the transient voltage has passed. Holdover voltage levels are typically 60% to 70% of the rated dc breakdown voltage.

Arc voltage is the voltage across the device during conduction. It is typically specified at 5 to 10 V under a low current condition, but can exceed 30 V under maximum rated pulse current.

The maximum surge current rating for a $8/20~\mu s$ waveform is typically in the 10~kA to 20~kA range for communication type devices. For repetitive surges with a 10/1000~wave, current ratings are typically 100~A, comfortably above the typical exposure levels in a telephone subscriber loop.




Figure 13. Typical Response Time of a Gas Surge Arrestor

Gas tubes normally provide long life under typical operating conditions, however; wear-out does occur. Wear-out is characterized by increased leakage current and firing voltage. An examination of gas tubes in service for six to eight years revealed that 15% were firing outside of their specified voltage limits. Because firing voltage increases with use, protectors often use an air gap backup in parallel with the gas tube. End-of-life is often specified by manufacturers as an increase of greater than 50% of breakover or firing voltage. Other limits include a decrease in leakage resistance to less than 1 mW.

The features and limitations of gas tube surge arrestors are listed below.

Advantages:

- High current capability
- Low capacitance
- Very high off-state impedance

Disadvantages:

- Slow response time
- Limited life
- High let-through voltage
- Open circuit failure mode

Principally because of their high firing voltage, gas surge arrestors are not suitable for use as the sole element to protect modern equipment connected to a data or telecom line. However, they are often part of a protection network where they are used as the primary protector at the building interface with the outside world.

SELENIUM CELLS

Polycrystalline diodes formed from a combination of selenium and iron were the forerunners of monocrystalline semiconductor diodes. The TVS cells are built by depositing the polycrystalline material on a metal plate to increase their thermal mass thereby raising energy dissipation. The cells exhibit typical diode characteristics and a non-linear reverse breakdown which is useful for transient suppression. Cells can be made which are "self-healing"; that is, the damage which occurs when subjecting them to excessive transient current is repaired with time.


Selenium cells are still used in high power ac line protection applications because of their self-healing characteristic; however, their high capacitance and poor clamping factor (s » 8) rule them out for data or telecom line applications.

METAL OXIDE VARISTORS

The metal oxide varistor (MOV) is composed of zinc oxide granules in a matrix of bismuth and other metal oxides. The interface between the zinc oxide and the matrix material exhibits characteristics similar to that of a p-n junction having a voltage breakdown of about 2.6 V. With this structure the electrical equivalent is that of groups of diodes in parallel which are stacked in series with similar parallel groups to provide the desired electrical parameters. The taller the stack, the higher the breakdown and operating voltage. Larger cross-sections provide higher current capability. The structure of an MOV is shown in Figure 14.



Figure 14. MOV Cross Section



MOV (27 V) Vert: 10 V/div Horiz: 0.5 ms/div

Transient Source Impedance: 0.55 Ω

 $V_{peak} = 62.5 \text{ V}$

Figure 15. MOV Clamping Voltage Waveform

MOVs, formed from a ceramic-like material, are usually produced in the shape of discs with most widely used MOVs having diameters of 7 mm, 14 mm, and 20 mm. The disc surfaces are coated with a highly conductive metal such as silver to assure uniform conduction through the cross sectional area of the device. After terminal attachment the parts are coated with a durable plastic material.

The typical voltage spectrum of MOVs ranges from 8 V through 1000 V for individual elements. Pulse current capability (8/20 μs) ranges from a few amperes to several thousands of amperes depending on the element's size. The V-I characteristic of MOVs is similar to Figure 8. Their clamping factor is fairly good; s is in the vicinity of 25.

Key electrical specifications include: operating voltage, breakdown voltage, peak current maximum clamping voltage, and leakage current.

The maximum operating voltage specified is chosen to be below the breakdown voltage by a margin sufficient to produce negligible heating under normal operating conditions. Breakdown voltage is the transition point at which a small increase in voltage results in a significant increase in current producing a clamping action. Maximum limits for breakdown voltage are typically specified at 1 mA with upper end limits ranging from 20% to 40% greater than the minimum breakdown voltage.

Maximum peak current is a function of element area and ranges from tens of amperes to tens of thousands of amperes. MOVs are typically pulse rated with an 8/20 µs waveform since they are intended primarily for use across power lines.

The clamping characteristics of a 27 V ac rated MOV, with a 4 joule maximum pulse capability is shown in Figure 15. The transient energy is derived from an exponentially decreasing pulse having a peak amplitude of 90 V. The pulse generator source impedance is 0.55 W. Peak clamping voltage is 62.5 V while the developed current is 50 A. The clamping factor calculates to be 2.3.

Leakage currents are listed for MOVs intended for use in sensitive protection applications but are not normally listed

for devices most often used on power lines. Leakage current behavior is similar to that of a p-n junction. It roughly doubles for every 10°C increase in temperature and also shows an exponential dependence upon applied voltage. At a voltage of 80% of breakdown, leakage currents are several microamperes at a temperature of 50°C.

Although the theory of MOV operation is not fully developed, behavior is similar to a bidirectional avalanche diode. Consequently its response time is very fast.

Life expectancy is an important characteristic generated under pulse conditions. A typical example is shown in Figure 16. The data applies to 20 mm diameter disc types having rated rms voltage from 130 V to 320 V. Lifetime rating curves are usually given for each device family.




Figure 16. MOV Pulse Life Curve

For a single $8/20~\mu s$ pulse, the device described in Figure 16 is rated at 6500 A; however, it must be derated by more than two orders of magnitude for large numbers of pulses. Longer duration pulses also require further derating. For example, for a $10/1000~\mu s$ duration pulse, this family of devices has a maximum pulse rating of about 100~A on a single shot basis and devices must be derated to less than 10A~for~long~lifetimes~in~excess~of~100,000~pulses.

End-of-life for an MOV is defined as the voltage breakdown degrading beyond the limits of \pm 10%. As MOVs are pulsed, they degrade incrementally as granular interfaces are overheated and changed to a highly conductive state. Failure occurs in power line applications when the breakdown voltage has degraded to the point where the MOV attempts to clip the powerline peaks. In telecom applications, their breakdown must be above the peaks of the impressed ac line during a ring cycle or a power cross; otherwise an immediate catastrophic failure will occur.

When MOVs fail catastrophically they initially fail short. However, if a source of high energy is present as might occur with a power cross, the follow-on current may cause the part to rupture resulting in an open circuit.

The advantages and shortcomings of using an MOV for general purpose protection in microprocessor based circuitry include the following:

Advantages:

- High current capability
- Broad voltage spectrum
- Broad current spectrum
- Fast response
- Short circuit failure mode

Disadvantages:

- Gradual decrease of breakdown voltage
- High capacitance

The capacitance of MOVs is fairly high because a large device is required in order to achieve a low clamping factor; consequently, they are seldom used across telecom lines.

ZENER TVS

Zener TVS devices are constructed with large area silicon p-n junctions designed to operate in avalanche and handle much higher currents than their cousins, zener voltage regulator diodes. Some manufacturers use small area mesa chips with metal heatsinks to achieve high peak power capability. However, ON Semiconductor has determined that large area planar die produce lower leakage current and clamping factor. The planar construction cross section is shown in Figure 17 and several packages are shown in Figure 18.




Figure 17. Zener TVS Cross-Section




Figure 18. Typical Insertion and Surface Mount Silicon TVS Packages — Zeners and Thyristors

Key electrical parameters include maximum operating voltage, maximum reverse breakdown voltage, peak pulse current, peak clamping voltage, peak pulse power, and leakage current.

The normal operating or working voltage is usually called the reverse standoff voltage in specification sheets. Devices are generally available over the range of 5 V through 250 V. Standoff voltage defines the maximum peak ac or dc voltage which the device can handle. Standoff voltage is typically 10% to 15% below minimum reverse breakdown voltage. A listing of TVS products available from ON Semiconductor is shown in Table 2.

Table 2. ON Semiconductor Zener TVS Series

DEVICE SERIES	V _Z RANGE	PULSE POWER RATING (100/1000 PULSE)	PACKAGE			
*SA5.0A- SA170A	6.8-200	500 W	Axial			
*P6KE6.8A - P6KE200A	6.8-200	600 W	Axial			
*1.5KE6.8A - 1.5KE250A	6.8-250	1500 W	Axial			
1SMB5.0AT3 - 1SMB170AT3	6.8-200	600 W	SMB			
P6SMB6.8AT3 - P6SMB200T3	6.8-200	600 W	SMB			
1SMC5.0AT3 - 1SMC78AT3	6.8-91	1500 W	SMC			
1.5SMC6.8AT3 1.5SMC91AT3	6.8-91	1500 W	SMC			
MMBZ15VDLT1	15	ESD Protection >15 kV	SOT-23			

^{*} Available in bidirectional configurations

The reverse breakdown voltage is specified at a bias level at which the device begins to conduct in the avalanche mode. Test current levels typically are 1 mA for diodes which breakdown above 10 V and 10 mA for lower voltage devices. Softening of the breakdown knee, that is, lower s, for lower voltage p-n junction devices requires a higher test current for accurate measurements of reverse breakdown voltage. Diodes that break down above 10 V display a very sharp knee; s is over 100.

Peak pulse current is the maximum upper limit at which the device is expected to survive. Silicon p-n junctions are rated for constant power using a particular transient waveform; consequently, current is a function of the peak clamping voltage. For example, a 6.8 V device handles about 28 times the pulse current that a 220 V device will withstand; however, both the 6.8 V and 220 V types dissipate the same peak power under the same pulse waveform conditions. Most Zener TVS diodes are rated for $10/1000~\mu s$ waveform pulses which are common in the telecom industry.

The clamping voltage waveform of a 27 V Zener TVS having a 1.5 joule capability is illustrated in Figure 19. Its peak voltage is 30.2 V. The transient energy source is the same as applied to the MOV whose response is shown in Figure 10. However, the current through the Zener TVS is over 100 A, much higher than occurs with the MOV because the clamping voltage is significantly lower. Despite the higher pulse current, the Zener displays much better clamping action; its clamping factor is 1.1.




Figure 19. Zener TVS Clamping Voltage Waveform

Peak pulse power is the instantaneous power dissipated at the rated pulse condition. Common peak pulse power ratings are 500 W, 600 W, and 1500 W for 10/1000 µs waveforms. As the pulse width decreases, the peak power capability increases in a logarithmic relationship. An example of a curve depicting peak pulse power versus pulse width is shown in Figure 20. The graph applies to the 1.5 kW series (10/1000 pulse) of TVS diodes and can be interpolated to determine power ratings over a broad range of pulse widths. At 50 µs, the maximum rated power shown in the curve is

6 kW, which is four times greater than the rating at 1ms. The current handling capability is also increased roughly by this same factor of four.




Figure 20. Peak Pulse Power Rating for a Popular Zener TVS Family

To increase power capability devices are stacked in series. For example, doubling the power capability requirement for a 100 V, 1.5 kW Zener TVS is easily done by placing two 50 V devices in series. Clamping factor is not significantly affected by this arrangement.

Although leakage current limits are relatively high for the industry low voltage types (500 μ A to 1000 μ A), dropping off to 5 μ A or less for voltages above 10 V, the planar die in use by ON Semiconductor exhibit considerably less leakage than the specified limits of the industry types.

Capacitance for the popular 1500 W family exceeds 10,000 pF at zero bias for a 6.8 V part, dropping exponentially to less than 100 pF for a 200 V device. Capacitance drops exponentially with a linear increase in bias. The capacitance of a 6.8 V device is 7000 pF, while the 200 V part measures under 60 pF, at their respective standoff voltages.

Capacitance loads the signal line at high frequencies. For high speed data transmission circuits, low capacitance is achieved by placing two diodes in a series stack as shown in Figure 21. Under normal operation the top diode (D_S) operates at essentially zero bias current. Since its power dissipation requirement is small, its area can be much smaller than that of the TVS diode (D_Z) in order to provide low capacitance. The top diode normally is not intended to be used in avalanche. Consequently if a negative voltage exceeding the reverse rating of the stack could occur, the low capacitance diode must be protected by another diode (D_P) shown connected by dotted lines on Figure 21. The arrangement of Figure 21 is satisfactory for situations where the signal on the line is always positive. When the signal is ac, diode D_P is replaced by another low capacitance stack, connected in anti-parallel.




Figure 21. A Series Stack to Achieve Low Capacitance with Zener TVS Diodes

Switching speed is a prime attribute of the zener TVS. Avalanche action occurs in picoseconds but performing tests to substantiate the theory is extremely difficult. As a practical matter, the device may be regarded as responding instantaneously. Voltage overshoots which may appear on protected lines are the result of poor layout and packaging or faulty measurement techniques.

The p-n junction diode is a unidirectional device. For use on ac signal lines, bidirectional devices are available which are based upon stacking two diodes back to back. Most manufacturers use monolithic NPN and PNP structures. The center region is made relatively wide compared to a transistor base to minimize transistor action which can cause increased leakage current.

No wearout mechanism exists for properly manufactured Zener diode chips. They are normally in one of two states; good, or shorted out from over-stress. Long-term life studies show no evidence of degradation of any electrical parameters prior to failure. Failures result from stress which causes separation of the metal heat sink from the silicon chip with subsequent overheating and then failure. Like MOVs, silicon chips quickly fail short under steady state or long duration pulses which exceed their capabilities.

The strengths and weaknesses of Zener TVS devices are listed below.

Advantages:

- High repetitive pulse power ratings
- Low clamping factor
- Sub-nanosecond turn-on
- No wearout
- Broad voltage spectrum
- Short circuit failure mode

Disadvantages:

- Low non-repetitive pulse current
- High capacitance for low voltage types

Because of their fast response and low clamping factor, silicon devices are used extensively for protecting microprocessor based equipment from voltage surges on dc power buses and I/O ports.

THYRISTOR DIODES

The most recent addition to the TVS arsenal is the thyristor surge suppressor (TSS). The device has the low clamping factor and virtually instantaneous response characteristic of a silicon avalanche (Zener) diode but, in addition, it switches to a low voltage on-state when sufficient avalanche current flows. Because the on-state voltage is only a few volts, the TSS can handle much higher currents than a silicon diode TVS having the same chip area and breakdown voltage. Furthermore, the TSS does not exhibit the large overshoot voltage of the gas tube.

Thyristor TVS diodes are available with unidirectional or bidirectional characteristics. The unidirectional type behaves somewhat like an SCR with a Zener diode connected from anode to gate. The bidirectional type behaves similarly to a triac having a bidirectional diode (Diac) from main terminal to gate.

Packaged TSS chips are shown in Figure 18. Figure 22a shows a typical positive switching resistance bidirectional TSS chip. Construction of the device starts with an n material wafer into which the p-bases and n-emitters are diffused. There are four layers from top to bottom on each side of the chip, forming an equivalent SCR. Only half the device conducts for a particular transient polarity.




Figure 22a. Chip Construction




Figure 22b. Cross Section of Left Side

of Left Side

The "gate" does not trigger the SCR, instead, operation in the Zener mode begins when the collector junction avalanches. Note that the p-bases pass through the n-emitters in a dot pattern and connect to the contact metal covering both halves of the chip. This construction technique provides a low resistance path for current flow and prevents it from turning on the NPN transistor. Therefore, at relatively low currents, the device acts like a low gain PNP transistor in breakdown. The Zener diode is the collector base junction of the PNP transistor. Negative resistance TSS devices are similarly constructed but start with p-type material wafer, allowing the fabrication of a high-gain NPN transistor. The switchback in voltage with increasing current is caused by the gain of the NPN.

Both device types switch on completely when the current flow through the base emitter shunt resistance causes enough voltage drop to turn on the emitter and begin four layer action. Now the device acts like an SCR. The collector current of the PNP transistor (Figure 22c) provides the base drive for the NPN transistor. Likewise, the collector current of the NPN transistor drives the base of the PNP causing the two devices to hold one another on. Both the p and n emitters flood the chip with carriers resulting in high electrical conductivity and surge current capability.

When driven with high voltage ac, which occurs during a power cross, positive resistance TSS devices act like a Zener diode until the ac voltage drives the load line through the point where regeneration occurs. Then it abruptly switches to a low voltage. When the peak ac current is just below the current required for breakover, the device operates mainly as a Zener and power dissipation is high although the current is low. When the ac current peak is well above breakover, (>10 A), the device operates mainly as an SCR, and the low on-state voltage causes power dissipation to be relatively low.

Negative resistance devices operate in a similar fashion. However, their behavior is dependent upon the "load line," that is, the equivalent resistance which the device "sees." When the load resistance is high (>1000 W) behavior is similar to that of a positive resistance TSS in that high

instantaneous power dissipation occurs as the load line is driven along the high voltage region of the TSS prior to switching.

When a TSS with a negative resistance characteristic is driven with a low "load" resistance, switching occurs when the load line is tangent to the peak of the negative resistance curve. Thus, complete turn-on can occur at a very low current if the load resistance is low and the device has a "sharp" switchback characteristic.

Leakage and the Zener knee voltage increase with temperature at eight percent and 0.11% per °C respectively for 200 V positive resistance types. But the current required to cause regeneration falls with temperature, causing less Zener impedance contribution to the breakover voltage, resulting in a large reduction in the breakover voltage temperature coefficient to as little as 0.05%/°C. Negative resistance types can show positive or negative breakover voltage coefficients depending on temperature and the sharpness of the negative switchback.

The response of both positive and negative switching resistance units to fast transients involves a race between their Zener and regenerative attributes. At first the device conducts only in the small chip area where breakdown is occurring. Time is required for conduction to spread across the chip and to establish the currents and temperatures leading to complete turn-on. The net result is that both types exhibit increasing breakover voltage with fast transients. However, this effect is very small compared to gas discharge tubes, being less than 25% of the breakover voltage.

Negative resistance types are more sensitive to unwanted turn-on by voltage rates (dv/dt) at peak voltages below the avalanche value. The transient current that flows to charge the self-capacitance of the device sets up an operating point on the negative resistance slope leading to turn-on. Reduction of dv/dt capability becomes significant when the signal voltage exceeds 80% of the avalanche value.

Complete turn-off following a transient requires the load line to intersect the device leakage characteristic at a point below the avalanche knee. During turn-off the load line must not meet an intermediate conducting state which can occur with a negative resistance device. Positive resistance types are free of states causing turn-off "sticking." Both types have temperature sensitive holding currents that lie between 1 and 4 mA/°C.

Recent product developments and published studies have generated much interest. Based on a study sponsored by Bell South,⁹ the authors concluded that these new devices offered the highest level of surge protection available.

Key electrical parameters for the Thyristor TVS include operating voltage, clamping voltage, pulse current, on-state voltage, capacitance, and holding current.

Operating voltage is defined as the maximum normal voltage which the device should experience. Operating voltages from 60 V to 200 V are available.

Clamping voltage is the maximum voltage level attained before thyristor turn-on and subsequent transition to the on-state conduction mode. The transition stage to conduction may have any of the slopes shown in Figure 9.

The important voltages which define the thyristor operating characteristics are also shown in Figure 9. V_D is operating voltage, V_C is the clamping voltage and V_T is on-state voltage.

On-state voltage for most devices is approximately 3 V. Consequently, transient power dissipation is much lower for the thyristor TVS than for other TVS devices because of its low on-state voltage. For example, under power cross conditions Bell South Services reported their tests showed that the thyristor TVS devices handled short bursts of commercial power with far less heating than arc type surge arrestors.⁹

Capacitance is also a key parameter since in many cases the TSS is a replacement for gas surge arrestors which have low capacitance. Values for the TSS range from 100 pF to 200 pF at zero volts, but drop to about half of these values at a 50 Vdc bias.

Holding current (I_H) is defined as the current required to maintain the on-state condition. Device thru-current must drop below I_H before it will restore to the non-conducting state. Turn-off time is usually not specified but it can be expected to be several milliseconds in a telecom application where the dc follow-on current is just slightly below the holding current.

The major advantages and limitations of the thyristor are:

Advantages:

- Fast response
- No wearout
- · Produces no noise
- Short circuit failure mode

Disadvantages:

- Narrow voltage spectrum
- Non-restoring in dc circuits unless current is below I_H
- Turn-off delay time

The thyristor TVS is finding wide acceptance in telecom applications because its characteristics uniquely match telecom requirements. It handles the difficult "power cross" requirements with less stress than other TVS devices while providing the total protection needed.

SURGE PROTECTOR MODULES TYPES OF SURGE PROTECTOR MODULES

Several component technologies have been implemented either singly or in combination in surge protector modules and devices. The simplest surge protectors contain nothing more than a single transient voltage suppression (TVS) component in a larger package. Others contain two or more in a series, parallel or series-parallel arrangement. Still others contain two or more varieties of TVS elements in combination, providing multiple levels of protection.

Many surge protectors contain non-semiconductor elements such as carbon blocks and varistors. If required,

other modes of protection components may be incorporated, such as circuit breakers or EMI noise filters.

Surge protector modules are one solution to the overvoltage problem. Alternatives include:

- Uninterruptible power systems (UPS), whose main duty is to provide power during a blackout, but secondarily provide protection from surges, sags and spikes.
- Power line conditioners, which are designed to isolate equipment from raw utility power and regulated voltages within narrow limits.

Both UPS and power line conditioners are far more expensive than surge protector modules.

THE 6 MAJOR CATEGORIES OF SURGE PROTECTION MODULES

Plug-in Hardwired Utility Datacom Telecom RF and microwave

PLUG-IN MODULES

Plug-in modules come in a variety of sizes and shapes, and are intended for general purpose use. They permit the protection of vulnerable electronic equipment, such as home computers, from overvoltage transients on the 115 vac line. These products are sold in retail outlets, computer stores and via mail order. Most models incorporate a circuit breaker or fuse, and an on/off switch with a neon indicator. The module may have any number of receptacles, with common models having from two to six. These products comply with UL 1449, and are generally rated to withstand the application of multiple transients, as specified in IEEE 587. Plug-in modules generally provide their protection through the use of these devices which are typically connected between line and neutral, and between neutral and ground.

HARDWIRED

Hardwired modules take on a wide variety of styles, depending upon their designed application. They provide protection for instrumentation, computers, automatic test equipment, industrial controls, motor controls, and for certain telecom situations.

Many of these modules provide snubbing networks employing resistors and capacitors to produce an RC time constant. Snubbers provide common mode and differential mode low-pass filtering to reduce interference from line to equipment, and are effective in reducing equipment generated noise from being propogated onto the line. Snubbers leak current however, and many of these modules are designed with heat sinks and require mounting to a chassis. The surge protection is performed in a similar manner to the plug-in modules mentioned earlier. Hardwired products, therefore, present a prime opportunity for avalanche TVS components.

UTILITY

The power transmission and distribution equipment industry has an obvious need for heavy duty protection against overvoltage transients. Many utility situations require a combination of techniques to provide the necessary solution to their particular problems. This industry utilizes many forms of transient suppression outside the realm of semiconductors.

DATACOM

Local area networks and other computer links require protection against high energy transients originating on their data lines. In addition, transients on adjacent power lines produce electromagnetic fields that can be coupled onto unprotected signal lines. Datacom protectors have a ground terminal or pigtail which must be tied to the local equipment ground with as short a lead as possible. Datacom protectors should be installed on both ends of a data link, or at all nodes in a network. This protection is in addition to the ac line transient protection, which is served by the plug-in or hardwired protection modules. Some datacom protector modules contain multi-stage hybrid circuits, specially tailored for specific applications, such as 4–20 mA analog current loops.

TELECOM

Included here are devices used to protect central office and station telecommunications (telecom) equipment against voltage surges. None of these devices are grounded through an ac power receptacle. Those that are grounded through an ac power receptacle are categorized as plug-in modules. Not only can overvoltages cause disruptions of telecom service, but they can destroy the sophisticated equipment connected to the network. Also, users or technicians working on the equipment can be injured should lightning strike nearby. It is estimated that 10 to 15 people are killed in the U.S. each year while talking on the telephone during lightning storms. For these reasons, surge protectors are used both in central offices and in customer premises.

There are three types of telecom surge protectors now in service: air-gap carbon block, gas tube, and solid state. The desire of the telecom market is to convert as many of the non-solid state implementations into solid state as cost will permit.

SELECTING TVS COMPONENTS

From the foregoing discussion it should be clear that the silicon junction avalanche diode offers more desirable characteristics than any other TVS component. Its ability to clamp fast rising transients without overshoot, low clamping factor, non-latching behavior, and lack of a wearout mechanism are the overriding considerations. Its one-shot surge capability is lower than most other TVS devices but is normally adequate for the application. Should an unusually severe event occur, it will short yet still protect the equipment.

For example, an RS-232 data line is specified to operate with a maximum signal level of \pm 25 V. Failure analysis studies 11 have shown that the transmitters and receivers used on RS-232 links tolerate 40 V transients. A 1.5KE27CA diode will handle the maximum signal level while holding the peak transient voltage to less than 40 V with a 40 A 10/1000 pulse which is adequate for all indoor and most outdoor data line runs. As a practical matter, few data links use 25 V signals; 5 V is most common. Consequently, much lower voltage silicon diodes may be used which will allow a corresponding increase in surge current capability. For example, a 10 V breakdown device from the same 1500 W family will clamp to under 15 V (typically 12 V) when subjected to a 100 A pulse.

Telecommunications lines which must accommodate the ring voltage have much more severe requirements. For example, one specification 11 from Bellcore suggests that leakage current be under 20 mA over the temperature range from –40°C to +65°C with 265 V peak ac applied. To meet this specification using Zener TVS parts, devices must be stacked. Devices which breakdown at 160 V are chosen to accommodate tolerances and the temperature coefficient. A part number with a 10% tolerance on breakdown could supply a unit which breaks down at 144 V. At –40°C breakdown could be 133 V. The breakdown of two devices stacked just barely exceeds the worst case ring peak of 265 V. A 1500 W unit has a surge capability of 6.5 A (10/1000) which is too low to be satisfactory while higher power units are too expensive as a rule.

Another problem which telephone line service presents to a surge suppressor is survival during a power cross. An avalanche diode is impractical to use because the energy delivered by a power cross will produce diode failure before any overcurrent protective element can react.

As indicated by the Bell South studies, the thyristor TVS is ideal for telephone line applications. Suppliers offer unidirectional and bidirectional units which meet the FCC impulse wave requirements as shown in Table 1. In addition, the thyristor can handle several cycles of 50/60 Hz power before failure. The ON Semiconductor MKT1V200 series, for example, can handle 10 A for 4 cycles, which is enough time for a low current fuse or other current activated protective device to react.

APPLICATION CONSIDERATIONS

In most cases, it is not advisable to place a zener TVS directly across a data line because of its relatively high capacitance. The arrangement previously discussed and shown in Figure 21 works well for an unbalanced line such as RS-232. When using discrete steering diodes, they should have low capacitance and low turn-on impedance to avoid causing an overshoot on the clamped voltage level.

Most noise and transient surge voltages occur on lines with respect to ground. A signal line such as RS-232 which uses ground as a signal reference is thus very vulnerable to noise and transients. It is, however, easy to protect using a single TVS at each end of the line.

Telephone and RS-422 lines are called balanced lines because the signal is placed between two lines which are "floating" with respect to ground. A signal appears between each signal line and ground but is rejected by the receiver; only the difference in potential between the two signal lines is recognized as the transmitted signal. This system has been in use for decades as a means of providing improved noise immunity, but protection from transient surge voltages is more complex.

A cost-effective means of protecting a balanced line is shown in Figure 23. The bridge diode arrangement allows protection against both positive and negative transients to be achieved, an essential requirement but the TVS devices Z_1 and Z_2 need only be unidirectional. The diodes are chosen to have low capacitance to reduce loading on the line and low turn-on impedance to avoid causing an overshoot on the clamped voltage level. Although a zener TVS is shown, a TSS is more appropriate when a telephone line having ring voltages is to be protected.




Figure 23. A Method of Reducing Capacitance and Protecting a Balanced Line

Since transients are usually common-mode, it is important that the TVS circuit operate in a balanced fashion; otherwise, common mode transients can cause differential mode disturbances which can be devastating to the line receiver. For example, suppose that an identical positive common mode surge voltage appears from each line-to-ground. Diodes D_2 and D_4 will conduct the transients to Z_2 . However, if one of these diodes has a slower turn-on or higher dynamic impedance than the other, the voltage difference caused by the differing diode response appears across the signal lines. Consequently, the bridge diodes must be chosen to be as nearly identical as possible.

Should a differential mode transient appear on the signal lines, it will be held to twice that of the line-to-ground clamping level. In many cases a lower clamping level is needed which can be achieved by placing another TVS across the signal lines. It must be a bidirectional low

capacitance device. With a line-to-line TVS in the circuit diode matching is not required.

Other schemes appearing in the literature use two bidirectional TVS devices from each line-to-ground as shown in Figure 24 that of the line-to-ground voltage. To avoid generating a differential mode signal, the TVS must be closely matched or a third TVS must be placed line-to-line. By using a third TVS differential mode transients can be held to a low level.




Figure 24. Protecting a Balanced Line with Bidirectional TSS Devices

The arrangement of Figure 25 offers the advantage of lower capacitance when differential mode transient protection is required. If all three TSS devices have the same capacitance (C), the line-to-line and line-to-ground capacitance of Figure 24 is 1.5C. However, the arrangement of Figure 25 exhibits a capacitance of only C/2. To design the circuit to handle the same simultaneous common mode energy as the circuit of Figure 24, T₃ must be twice as large as T₁ and T₂. In this case the capacitance of T₃ is doubled which causes the line-to-ground capacitance to be 2C/3, still a considerable improvement over the arrangement of Figure 24.




Figure 25. Preferred Method of Protecting a Balanced Line Using Bidirectional TSS Devices

Protectors are usually designed to be "fail safe" if their energy ratings are exceeded, but the definition of "fail safe" is often dependent upon the application. The most common requirement is that the surge voltage protective element should fail short and remain shorted regardless of the resulting current flow. To insure that this occurs, semiconductor devices use heavy gauge clips or bonding wires between the chip and terminals. In addition, parts are available in plastic packages having a spring type shorting bar which shorts the terminals when the package softens at the very high temperatures generated during a severe overload.

The shorted TVS protects the equipment, but the line feeding it could be destroyed if the source of energy which shorted the TVS is from a power cross. Therefore, it is wise and necessary for a UL listing to provide a series element such as a fuse or PTC device to either open the circuit or restrict its value to a safe level.

The design of circuit boards is critical and layout must be done to minimize any lead or wiring inductance in series with the TVS. Significant voltage is developed in any loop subject to transients because of their high current amplitudes and fast risetimes.

REFERENCES

- 1. D. W. Bodle and P. A. Gresh, "Lightning Surges in Paired Telephone Cable Facilities," The Bell System Technical Journal, Vol. 4, March 1961, pp. 547–576.
- D. G. Stroh, "Static Electricity Can Kill Transistors," Electronics, Vol. 35, 1962, pp. 90–91.
- 3. J. D. Norgard and C. L. Chen, "Lightning-Induced Transients on Buried Shielded Transmission Lines," IEEE Transactions on EMC, Vol. EMC28, No. 3, August 1986, pp. 168–171.
- O. M. Clark, "Transient Voltage Suppression (TVS)," 1989, pp. 6–7.
- 5. Clark, p. 7.
- 6. World Information Technologies, "U. S. Electrical and Electronic Surge Protection Markets," 1989, p. 5.
- 7. T. J. Tucker, "Spark Initiation Requirements of a Secondary Explosive," Annals of the New York Academy of Sciences, Vol. 152, Article I, 1968, pp. 643–653.
- 8. H. K. Florig, "The Future Battlefield: A Blast of Gigawatts?," IEEE Spectrum, Vol. 25, No. 3, March 1988, pp. 50–54.
- 9. Mel Thrasher, "A Solid State Solution," Telephony, June 1989, pp. 48–52.
- 10. A. Urbieta, "Sensitivity Study to EOS/SSD of Bipolar Integrated Circuits," EOS-8, 1986.
- M. Tetreault and F.D. Martzloff, "Characterization of Disturbing Transient Waveforms on Computer Data Communication Lines," EMC Proceedings, Zurich, March 1985, pp. 423–428.
- 12. F. Martzloff, "Coupling, Propagation, and Side Effects of Surges in an Industrial Building Wiring System," Conference Record of IEEE IAS Meeting, 1988, pp. 1467–1475.

IMPORTANT REGULATORY REQUIREMENTS AND GUIDELINES

GENERAL

DOD-STD-1399, MIL-STD-704, MIL-STD-1275, MIL-STD-461C. These military specifications are important, if we intend to target devices for military or commercial aviation markets.

IEEE 587. This specification describes multiple transient waveforms.

UL1449. This is a compulsory test which demonstrates performance to criteria establishing the maximum voltage that can pass through a device after clamping has taken place. It is important that we comply, and say so on our data sheets.

INDUSTRIAL

ANSI/IEEE C62.41. Established by the American National Standards Institute (ANSI) and the Institute of Electrical and Electronic Engineers (IEEE), this guideline tests the effectiveness of devices to typical power disturbances. To meet the most rigorous category of this spec, a device or module must be capable of withstanding a maximum repetitive surge current pulse of 3000 amps with a 8/20 µs waveform.

IEC TC 102 D. Requirements for remote control receivers for industrial applications are detailed in this International Electrotechnical Commission (IEC) document.

IEC 255-4 and IEC TC 41. These documents describe testing for static relays for industrial use.

IEC 801-1 thru -3. These are specifications for various industrial control applications.

IEC 801-4. The IEC specifies transient voltage impulses which occur from the switching of inductive loads. We must be aware of the importance of this specification, especially in Europe, and characterize our devices' performance to it.

IEEE 472/ANSI C 37.90.1. Requirements for protective relays, including 10/1000 nS waveform testing is described.

UL943. This requirement defines a $0.5 \mu s/100 \text{ kHz}$ waveform for ground fault and other switching applications.

VDE 0420. Industrial remote control receivers are detailed, and test procedures defined.

VDE 0860/Part 1/II. This includes a description of $0.2/200 \,\mu s$, 10kV test requirements.

TELECOM

CCITT IX K.17, K.20, K.15. These documents relate to repeaters.

EIA PM-1361. This document covers requirements for telephone terminals and data processing equipment.

FTZ 4391 TV1. This is a general German specification for telecom equipment.

FCC Part 68. The Federal Communications Commission (FCC) requirements for communications equipment is defined. Of special note is §68.302, dealing with telecom power lines.

NT/DAS/PRL/003. Telephone instrument, subscriber equipment and line requirements are documented.

PTT 692.01. This is a general Swiss specification for telecom exchange equipment.

REA PE-60. The Rural Electrification Administration (REA) has documented the predominant waveform for induced lightning transients. This test is now commonly known as the 10/1000 µs pulse test.

REA PE-80. The REA defines requirements for gas tubes and similar devices for telecom applications.

TA-TSY-000974. This technical advisory by Bellcore defines double exponential waveforms, which are the basis for many telecom applications norms.

UL 1459 and UL 4978. These document detail tests for standard telephone equipment and data transmission.

TA-TSY-000974. This technical advisory by Bellcore defines double exponential waveforms, which are the basis for many telecom applications norms.

UL 1459 and UL 4978. These document detail tests for standard telephone equipment and data transmission.

Transient Power Capability of Zener Diodes


Prepared by **Applications Engineering and** Jerry Wilhardt, Product Engineer -**Industrial and Hi-Rel Zener Diodes**

ON Semiconductor™

http://onsemi.com

APPLICATION NOTE

- 1. The surge data may be presented in terms of actual surge power instead of nominal power.
- 2. Product improvements have occurred since the data sheet was published.



Power is defined as $V_{Z(NOM)} \times I_{Z(PK)}$ where $V_{Z(NOM)}$ is the nominal zener voltage measured at the low test current used for voltage classification.

Figure 1. Peak Power Ratings of Zener Diodes

- 3. Larger dice are used, or special tests are imposed on the product to guarantee higher ratings than those shown on Figure 1.
- 4. The specifications may be based on a JEDEC registration or part number of another manufacturer.

The data of Figure 1 applies for non-repetitive conditions and at a lead temperature of 25°C. If the duty cycle increases, the peak power must be reduced as indicated by the curves of Figure 2. Average power must be derated as the lead or ambient temperature rises above 25°C. The average power derating curve normally given on data sheets may be normalized and used for this purpose.

At first glance the derating curves of Figure 2 appear to be in error as the 10 ms pulse has a higher derating factor than the 10 µs pulse. However, when the derating factor for a given pulse of Figure 2 is multiplied by the peak power value of Figure 1 for the same pulse, the results follow the expected trend.

INTRODUCTION

Because of the sensitivity of semiconductor components to voltage transients in excess of their ratings, circuits are often designed to inhibit voltage surges in order to protect equipment from catastrophic failure. External voltage transients are imposed on power lines as a result of lightning strikes, motors, solenoids, relays or SCR switching circuits, which share the same ac source with other equipment. Internal transients can be generated within a piece of equipment by rectifier reverse recovery transients, switching of loads or transformer primaries, fuse blowing, solenoids, etc. The basic relation, v = L di/dt, describes most equipment developed transients.

ZENER DIODE CHARACTERISTICS

Zener diodes, being nearly ideal clippers (that is, they exhibit close to an infinite impedance below the clipping level and close to a short circuit above the clipping level), are often used to suppress transients. In this type of application, it is important to know the power capability of the zener for short pulse durations, since they are intolerant of excessive stress.

Some ON Semiconductor data sheets such as the ones for devices shown in Table 1 contain short pulse surge capability. However, there are many data sheets that do not contain this data and Figure 1 is presented here to supplement this information.

Table 1. Transient Suppressor Diodes						
Series Numbers	Steady State Power	Package	Description			
1N4728	1 W	DO-41	Double Slug Glass			
1N6267	5 W	Case 41A	Axial Lead Plastic			
1N5333A	5 W	Case 17	Surmetic 40			
1N746/957 A/4371	400 mW	DO-35	Double Slug Glass			
1N5221A	500 mW	DO-35	Double Slug Glass			

Some data sheets have surge information which differs slightly from the data shown in Figure 1. A variety of reasons exist for this:

402

When it is necessary to use a zener close to surge ratings, and a standard part having guaranteed surge limits is not suitable, a special part number may be created having a surge limit as part of the specification. Contact your nearest ON Semiconductor OEM sales office for capability, price, delivery, and minimum order criteria.

MATHEMATICAL MODEL




Figure 2. Typical Derating Factor for Duty Cycle

Since the power shown on the curves is not the actual transient power measured, but is the product of the peak current measured and the nominal zener voltage measured at the current used for voltage classification, the peak current can be calculated from:

$$I_{Z(PK)} = \frac{P_{(PK)}}{V_{Z(NOM)}} \tag{1}$$

The peak voltage at peak current can be calculated from:

$$V_{Z(PK)} = F_C \times V_{Z(NOM)} \tag{2}$$

where F_C is the clamping factor. The clamping factor is approximately 1.20 for all zener diodes when operated at their pulse power limits. For example, a 5 watt, 20 volt zener can be expected to show a peak voltage of 24 volts regardless of whether it is handling 450 watts for 0.1 ms or 50 watts for 10 ms. This occurs because the voltage is a function of junction temperature and IR drop. Heating of the junction is more severe at the longer pulse width, causing a higher voltage component due to temperature which is roughly offset by the smaller IR voltage component.

For modeling purposes, an approximation of the zener resistance is needed. It is obtained from:


$$R_{Z(NOM)} = \frac{V_{Z(NOM)}(F_{C}-1)}{P_{PK(NOM)}/V_{Z(NOM)}}$$
(3)

The value is approximate because both the clamping factor and the actual resistance are a function of temperature.

CIRCUIT CONSIDERATIONS

It is important that as much impedance as circuit constraints allow be placed in series with the zener diode and the components to be protected. The result will be a lower clipping voltage and less zener stress. A capacitor in parallel with the zener is also effective in reducing the stress imposed by very short duration transients.

To illustrate use of the data, a common application will be analyzed. The transistor in Figure 3 drives a 50 mH solenoid which requires 5 amperes of current. Without some means of clamping the voltage from the inductor when the transistor turns off, it could be destroyed.



Used to select a zener diode having the proper voltage and power capability to protect the transistor.

Figure 3. Circuit Example

The means most often used to solve the problem is to connect an ordinary rectifier diode across the coil; however, this technique may keep the current circulating through the coil for too long a time. Faster switching is achieved by allowing the voltage to rise to a level above the supply before being clamped. The voltage rating of the transistor is 60 V, indicating that approximately a 50 volt zener will be required.

The peak current will equal the on-state transistor current (5 amperes) and will decay exponentially as determined by the coil L/R time constant (neglecting the zener impedance). A rectangular pulse of width L/R (0.01 sec) and amplitude of I_{PK} (5 A) contains the same energy and may be used to select a zener diode. The nominal zener power rating therefore must exceed (5 A × 50) = 250 watts at 10 ms and a duty cycle of 0.01/2 = 0.5%. From Figure 2, the duty cycle factor is 0.62 making the single pulse power rating required equal to 250/0.62 = 403 watts. From Figure 1, one of the 1N6267 series zeners has the required capability. The 1N6287 is specified nominally at 47 volts and should prove satisfactory.

Although this series has specified maximum voltage limits, equation 3 will be used to determine the maximum zener voltage in order to demonstrate its use.

$$R_Z = \frac{47(1.20 - 1)}{500/47} = \frac{9.4}{10.64} = 0.9\Omega$$

At 5 amperes, the peak voltage will be 4.5 volts above nominal or 51.5 volts total which is safely below the 60 volt transistor rating.

A Review of Transients and Their Means of Suppression

Prepared by Steve Cherniak Applications Engineering



OIT OCHHOOHAACTO

http://onsemi.com

APPLICATION NOTE

INTRODUCTION

One problem that most, if not all electronic equipment designers must deal with, is transient overvoltages. Transients in electrical circuits result from the sudden release of previously stored energy. Some transients may be voluntary and created in the circuit due to inductive switching, commutation voltage spikes, etc. and may be easily suppressed since their energy content is known and predictable. Other transients may be created outside the circuit and then coupled into it. These can be caused by lightning, substation problems, or other such phenomena. These transients, unlike switching transients, are beyond the control of the circuit designer and are more difficult to identify, measure and suppress.

Effective transient suppression requires that the impulse energy is dissipated in the added suppressor at a low enough voltage so the capabilities of the circuit or device will not be exceeded.

REOCCURRING TRANSIENTS

Transients may be formed from energy stored in circuit inductance and capacitance when electrical conditions in the circuit are abruptly changed.

Switching induced transients are a good example of this; the change in current $\left(\frac{di}{dt}\right)$ in an inductor (L) will generate

a voltage equal to $L \frac{di}{dt}$. The energy (J) in the transient is equal to $1/2Li^2$ and usually exists as a high power impulse for a relatively short time (J = Pt).

If load 2 is shorted (Figure 1), devices parallel to it may be destroyed. When the fuse opens and interrupts the fault current, the slightly inductive power supply produces a transient voltage spike of $V = L \frac{di}{dt}$ with an energy content of $J = 1/2Li^2$. This transient might be beyond the voltage limitations of the rectifiers and/or load 1. Switching out a high current load will have a similar effect.

TRANSFORMER PRIMARY BEING ENERGIZED

If a transformer is energized at the peak of the line voltage (Figure 2), this voltage step function can couple to the stray capacitance and inductance of the secondary winding and generate an oscillating transient voltage whose oscillations depend on circuit inductance and capacitance. This transient's peak voltage can be up to twice the peak amplitude of the normal secondary voltage.

In addition to the above phenomena the capacitively coupled (C_S) voltage spike has no direct relationship with the turns ratio, so it is possible for the secondary circuit to see the peak applied primary voltage.




Figure 1. Load Dump with Inductive Power Supply




Figure 2. Situation Where Transformer Capacitance Causes a Transient

TRANSFORMER PRIMARY BEING DE-ENERGIZED

If the transformer is driving a high impedance load, transients of more than ten times normal voltage can be created at the secondary when the primary circuit of the transformer is opened during zero-voltage crossing of the ac line. This is due to the interruption of the transformer magnetizing current which causes a rapid collapse of the magnetic flux in the core. This, in turn, causes a high voltage transient to be coupled into the transformer's secondary winding (Figure 3).

Transients produced by interrupting transformers magnetizing current can be severe. These transients can destroy a rectifier diode or filter capacitor if a low impedance discharge path is not provided.

SWITCH "ARCING"

When a contact type switch opens and tries to interrupt current in an inductive circuit, the inductance tries to keep current flowing by charging stray capacitances. (See Figure 4.)




Figure 3. Typical Situation Showing Possible Transient When Interrupting Transformer Magnetizing Current




Figure 4. Transients Caused by Switch Opening

This can also happen when the switch contacts bounce open after its initial closing. When the switch is opened (or bounces open momentarily) the current that the inductance wants to keep flowing will oscillate between the stray capacitance and the inductance. When the voltage due to the oscillation rises at the contacts, breakdown of the contact gap is possible, since the switch opens (or bounces open) relatively slowly compared to the oscillation frequency, and the distance may be small enough to permit "arcing." The arc will discontinue at the zero current point of the oscillation, but as the oscillatory voltage builds up again and the contacts move further apart, each arc will occur at a higher voltage until the contacts are far enough apart to interrupt the current.

WAVESHAPES OF SURGE VOLTAGES

Indoor Waveshapes

Measurements in the field, laboratory, and theoretical calculations indicate that the majority of surge voltages in indoor low-voltage power systems have an oscillatory waveshape. This is because the voltage surge excites the natural resonant frequency of the indoor wiring system. In addition to being typically oscillatory, the surges can also have different amplitudes and waveshapes in the various places of the wiring system. The resonant frequency can range from about 5 kHz to over 500 kHz. A 100 kHz frequency is a realistic value for a typical surge voltage for most residential and light industrial ac wire systems.

The waveshape shown in Figure 5 is known as an "0.5 μ s – 100 kHz ring wave." This waveshape is reasonably representative of indoor low-voltage (120 V – 240 V) wiring system transients based on measurements conducted by several independent organizations. The waveshape is defined as rising from 10% to 90% of its final amplitude in 0.5 μ s, then decays while oscillating at 100 kHz, each peak being 60% of the preceding one.

The fast rise portion of the waveform can induce the effects associated with non-linear voltage distribution in windings or cause dv/dt problems in semiconductors. Shorter rise times can be found in transients but they are lengthened as they propagate into the wiring system or reflected from wiring discontinuities.





Figure 5. 0.5 µs 100 kHz Ring Wave

The oscillating portion of the waveform produces voltage polarity reversal effects. Some semiconductors are sensitive to polarity changes or can be damaged when forced into or out of conduction (i.e. reverse recovery of rectifier devices). The sensitivity of some semiconductors to the timing and polarity of a surge is one of the reasons for selecting this oscillatory waveform to represent actual conditions.


Outdoor Locations

Both oscillating and unidirectional transients have been recorded in outdoor environments (service entrances and other places nearby). In these locations substantial energy is still available in the transient, so the waveform used to model transient conditions outside buildings must contain greater energy than one used to model indoor transient surges.

Properly selected surge suppressors have a good reputation of successful performance when chosen in conjunction with the waveforms described in Figure 6. The recommended waveshape of $1.2\times50\,\mu s$ (1.2 μs is associated with the transients rise time and the 50 μs is the time it takes for the voltage to drop to $1/2V_{pk}$) for the open circuit voltage and $8\times20~\mu s$ for the short circuit current are as defined in IEEE standard 28-ANSI Standard C62.1 and can be considered a realistic representation of an outdoor transients waveshape.



(a) Open-Circuit Voltage Waveform



(b) Discharge Current Waveform

Figure 6. Unidirectional Wave Shapes

The type of device under test determines which waveshape in Figure 6 is more appropriate. The voltage waveform is normally used for insulation voltage withstand tests and the current waveform is usually used for discharge current tests.

RANDOM TRANSIENTS

The source powering the circuit or system is frequently the cause of transient induced problems or failures. These transients are difficult to deal with due to their nature; they are totally random and it is difficult to define their amplitude, duration and energy content. These transients are generally caused by switching parallel loads on the same branch of a power distribution system and can also be caused by lightning.

AC POWER LINE TRANSIENTS

Transients on the ac power line range from just above normal voltage to several kV. The rate of occurrence of transients varies widely from one branch of a power distribution system to the next, although low-level transients occur more often than high-level surges.

Data from surge counters and other sources is the basis for the curves shown in Figure 7. This data was taken from unprotected (no voltage limiting devices) circuits meaning that the transient voltage is limited only by the sparkover distance of the wires in the distribution system.




Figure 7. Peak Surge Voltage versus Surges per Year*

*EIA paper, P587.1/F, May, 1979, Page 10

The low exposure portion of the set of curves is data collected from systems with little load-switching activity that are located in areas of light lightning activity.

Medium exposure systems are in areas of frequent lightning activity with a severe switching transient problem.

High exposure systems are rare systems supplied by long overhead lines which supply installations that have high sparkover clearances and may be subject to reflections at power line ends.

When using Figure 7 it is helpful to remember that peak transient voltages will be limited to approximately 6 kV in indoor locations due to the spacing between conductors using standard wiring practices.

TRANSIENT ENERGY LEVELS AND SOURCE IMPEDANCE

The energy contained in a transient will be divided between the transient suppressor and the source impedance of the transient in a way that is determined by the two impedances. With a spark-gap type suppressor, the low impedance of the Arc after breakdown forces most of the transient's energy to be dissipated elsewhere, e.g. in a current limiting resistor in series with the spark-gap and/or in the transient's source impedance. Voltage clamping suppressors (e.g. zeners, mov's, rectifiers operating in the breakdown region) on the other hand absorb a large portion of the transient's surge energy. So it is necessary that a realistic assumption of the transient's source impedance be made in order to be able to select a device with an adequate surge capability.

The 100 kHz "Ring Wave" shown in Figure 5 is intended to represent a transient's waveshape across an open circuit. The waveshape will change when a load is connected and the amount of change will depend on the transient's source impedance. The surge suppressor must be able to withstand the current passed through it from the surge source. An assumption of too high a surge impedance (when testing the suppressor) will not subject the device under test to sufficient stresses, while an assumption of too low a surge impedance may subject it to an unrealistically large stress; there is a trade-off between the size (cost) of the suppressor and the amount of protection obtained.

In a building, the transient's source impedance increases with the distance from the electrical service entrance, but

open circuit voltages do not change very much throughout the structure since the wiring does not provide much attenuation. There are three categories of service locations that can represent the majority of locations from the electrical service entrance to the most remote wall outlet. These are listed below. Table 1 is intended as an aid for the preliminary selection of surge suppression devices, since it is very difficult to select a specific value of source impedance.

Category I: Outlets and circuits a "long distance" from electrical service entrance. Outlets more than 10 meters from Category II or more than 20 meters from Category III (wire gauge #14 – #10)

Category II: Major bus lines and circuits a "short distance" from electrical service entrance. Bus system in industrial plants. Outlets for heavy duty appliances that are "close" to the service entrance.

Distribution panel devices.

Commercial building lighting systems.

Category III. Electrical service entrance and outdoor locations.

Power line between pole and electrical service entrance. Power line between distribution panel and meter.

Power line connection to additional near-by buildings.

Underground power lines leading to pumps, filters, etc.

Categories I and II in Table 1 correspond to the extreme range of the "medium exposure" curve in Figure 7. The surge voltage is limited to approximately 6 kV due to the sparkover spacing of indoor wiring.

The discharge currents of Category II were obtained from simulated lightning tests and field experience with suppressor performance.

The surge currents in Category I are less than in Category II because of the increase in surge impedance due to the fact that Category I is further away from the service entrance.

Category III can be compared to the "High Exposure" situation in Figure 7. The limiting effect of sparkover is not available here so the transient voltage can be quite large.

					(Joules) Dissipa with a Clamping	
Category	Waveform	Surge Voltage ⁽¹⁾	Surge Current ⁽²⁾	250 V	500 V	1000 V
I	0.5 μs 100 kHz Ring Wave	6 kV	200 A	0.4	0.8	1.6
II	0.5 μs 100 kHz Ring Wave	6 kV	500 A	1	2	4
	1.2 × 50 μs 8 × 20 μs	6 kV	3 kA	20	40	80
III	1.2 × 50 μs 8 × 20 μs	10 kV or more	10 kA or more			

Notes: 1. Open Circuit voltage

2. Discharge current of the surge (not the short circuit current of the power system)

3. The energy a suppressor will dissipate varies in proportion with the suppressor's clamping voltage, which can be different with different system voltages (assuming the same discharge current)

LIGHTNING TRANSIENTS

There are several mechanisms in which lightning can produce surge voltages on power distribution lines. One of them is a direct lightning strike to a primary (before the substation) circuit. When this high current, that is injected into the power line, flows through ground resistance and the surge impedance of the conductors, very large transient voltages will be produced. If the lightning misses the primary power line but hits a nearby object the lightning discharge may also induce large voltage transients on the line. When a primary circuit surge arrester operates and limits the primary voltage the rapid dv/dt produced will effectively couple transients to the secondary circuit through the capacitance of the transformer (substation) windings in addition to those coupled into the secondary circuit by normal transformer action. If lightning struck the secondary circuit directly, very high currents may be involved which would exceed the capability of conventional surge suppressors. Lightning ground current flow resulting from nearby direct to ground discharges can couple onto the common ground impedance paths of the grounding networks also causing transients.

AUTOMOTIVE TRANSIENTS

Transients in the automotive environment can range from the noise generated by the ignition system and the various accessories (radio, power window, etc.) to the potentially destructive high energy transients caused by the charging (alternator/regulator) system. The automotive "Load Dump" can cause the most destructive transients; it is when the battery becomes disconnected from the charging system during high charging rates. This is not unlikely when one considers bad battery connections due to corrosion or other wiring problems. Other problems can exist such as steady state overvoltages caused by regulator failure or 24 V battery jump starts. There is even the possibility of incorrect battery connection (reverse polarity).

Capacitive and/or inductive coupling in wire harnesses as well as conductive coupling (common ground) can transmit these transients to the inputs and outputs of automotive electronics.

The Society of Automotive Engineers (SAE) documented a table describing automotive transients (see Table 2) which is useful when trying to provide transient protection.

Considerable variation has been observed while gathering data on automobile transients. All automobiles have their electrical systems set up differently and it is not the intent of this paper to suggest a protection level that is required. There will always be a trade-off between cost of the suppressor and the level of protection obtained. The concept of one master suppressor placed on the main power lines is the most cost-effective scheme possible since individual suppressors at the various electronic devices will each have to suppress the largest transient that is likely to appear (Load Dump), hence each individual suppressor would have to be the same size as the one master suppressor since it is unlikely for several suppressors to share the transient discharge.

Length of		Energy Capability	Possible Frequency of Application	
Transient	Cause	Voltage Amplitude		
Steady State	Failed Voltage Degulator	∞	Infrequent	
	Failed Voltage Regulator	+18 V		
5 Minutes	Decetes starte with 24 V betters	∞	Infrequent	
	Booster starts with 24 V battery	±24 V		
4.5–100 ms	Load Dump — i.e., disconnection of battery during	≥ 10 J	Infrequent	
	high charging rates	≤ 125 V		
≤ 0.32 s		<1 J	Often	
	Inductive Load Switching Transient	-300 V to +80 V		
≤ 0.2 s	Alternates Field Deces	<1 J	Each Turn-Off	
	Alternator Field Decay	-100 V to -40 V		
90 ms	Ignition Pulse	< 0.5 J	≤ 500 Hz Several Times in vehicle life	
	Disconnected Battery	≤ 75 V		
1 ms	Mutual Coupling in Harness	< 1 J	Often	
	Mutual Coupling in Hamess	≤ 200 V		
15 μs	Institute Dulas Navasal	< 0.001 J	3 500 Hz Continuous	
	Ignition Pulse Normal	3 V		
	Accessory Noise	≤ 1.5 V	50 Hz to 10 kHz	
	Transceiver Feedback	≈ 20 mV	R.F.	

There will, of course, be instances where a need for individual suppressors at the individual accessories will be required, depending on the particular wiring system or situation.

TRANSIENT SUPPRESSOR TYPES Carbon Block Spark Gap

This is the oldest and most commonly used transient suppressor in power distribution and telecommunication systems. The device consists of two carbon block electrodes separated by an air gap, usually 3 to 4 mils apart. One electrode is connected to the system ground and the other to the signal cable conductor. When a transient over-voltage appears, its energy is dissipated in the arc that forms between the two electrodes, a resistor in series with the gap, and also in the transient's source impedance, which depends on conductor length, material and other parameters.

The carbon block gap is a fairly inexpensive suppressor but it has some serious problems. One is that it has a relatively short service life and the other is that there are large variations in its arcing voltage. This is the major problem since a nominal 3 mil gap will arc anywhere from 300 to 1000 volts. This arcing voltage variation limits its use mainly to primary transient suppression with more accurate suppressors to keep transient voltages below an acceptable level.

Gas Tubes

The gas tube is another common transient suppressor, especially in telecommunication systems. It is made of two metallic conductors usually separated by 10 to 15 mils encapsulated in a glass envelope which is filled with several gases at low pressure. Gas tubes have a higher current carrying capability and longer life than carbon block gaps. The possibility of seal leakage and the resultant of loss protection has limited the use of these devices.

Selenium Rectifiers

Selenium transient suppressors are selenium rectifiers used in the reverse breakdown mode to clamp voltage transients. Some of these devices have self-healing properties which allows the device to survive energy discharges greater than their maximum capability for a limited number of surges. Selenium rectifiers do not have the voltage clamping capability of zener diodes. This is causing their usage to become more and more limited.

METAL OXIDE VARISTORS (MOV'S)

An MOV is a non-linear resistor which is voltage dependent and has electrical characteristics similar to back-to-back zener diodes. As its name implies it is made up of metal oxides, mostly zinc oxide with other oxides added to control electrical characteristics. MOV characteristics are compared to back-to-back zeners in Photos 2 through 7.

When constructing MOV's the metal oxides are sintered at high temperatures to produce a polycrystalline structure of conductive zinc oxide separated by highly resistive intergranular boundaries. These boundaries are the source of the MOV's non-linear electrical behavior.

MOV electrical characteristics are mainly controlled by the physical dimensions of the polycrystalline structure since conduction occurs between the zinc oxide grains and the intergranular boundaries which are distributed throughout the bulk of the device.

The MOV polycrystalline body is usually formed into the shape of a disc. The energy rating is determined by the device's volume, voltage rating by its thickness, and current handling capability by its area. Since the energy dissipated in the device is spread throughout its entire metal oxide volume, MOV's are well suited for single shot high power transient suppression applications where good clamping capability is not required.

The major disadvantages with using MOV's are that they can only dissipate relatively small amounts of average power and are not suitable for many repetitive applications. Another drawback with MOV's is that their voltage clamping capability is not as good as zeners, and is insufficient in many applications.

Perhaps the major difficulty with MOV's is that they have a limited life time even when used below their maximum ratings. For example, a particular MOV with a peak current handling capability of 1000 A has a lifetime of about 1 surge at 1000 $A_{pk},\,100$ surges at 100 A_{pk} and approximately 1000 surges at 65 $A_{pk}.$

TRANSIENT SUPPRESSION USING ZENERS

Zener diodes exhibit a very high impedance below the zener voltage (V_Z) , and a very low impedance above V_Z . Because of these excellent clipping characteristics, the zener diode is often used to suppress transients. Zeners are intolerant of excessive stress so it is important to know the power handling capability for short pulse durations.

Most zeners handle less than their rated power during normal applications and are designed to operate most effectively at this low level. Zener transient suppressors such as the ON Semiconductor 1N6267 Mosorb series are designed to take large, short duration power pulses.

This is accomplished by enlarging the chip and the effective junction area to withstand the high energy surges. The package size is usually kept as small as possible to provide space efficiency in the circuit layout, and since the package does not differ greatly from other standard zener packages, the steady state power dissipation does not differ greatly.

Some data sheets contain information on short pulse surge capability. When this information is not available for ON Semiconductor devices, Figure 8 can be used. This data applies for non-repetitive conditions with a lead temperature of 25°C.

It is necessary to determine the pulse width and peak power of the transient being suppressed when using Figure 8. This can be done by taking whatever waveform the transient is and approximating it with a rectangular pulse with the same peak power. For example, an exponential discharge with a 1 ms time constant can be approximated by a rectangular pulse 1 ms wide that has the same peak power as the transient. This would be a better approximation than a rectangular pulse 10 ms wide with a correspondingly lower amplitude. This is because the heating effects of different pulse width lengths affect the power handling capability, as can be seen by Figure 8. This also represents a conservative approach because the exponential discharge will contain \approx 1/2 the energy of a rectangular pulse with the same pulse width and amplitude.




Figure 8. Peak Power Ratings of Zener Diodes

When used in repetitive applications, the peak power must be reduced as indicated by the curves of Figure 9. Average power must be derated as the lead or ambient temperature exceeds 25°C. The power derating curve normally given on data sheets can be normalized and used for this purpose.




Figure 9. Typical Derating Factor for Duty Cycle

The peak zener voltage during the peak current of the transient being suppressed can be related to the nominal zener voltage (Eqtn 1) by the clamping factor (F_C) .

Eqtn 1:
$$V_{Z(pK)} = F_C(V_{Z(nom)})$$

Unless otherwise specified F_C is approximately 1.20 for zener diodes when operated at their pulse power limits.

For example, a 5 watt, 20 volt zener can be expected to show a peak voltage of 24 volts regardless of whether it is handling 450 watts for 0.1 ms or 50 watts for 10 ms. (See Figure 8.)

This occurs because the zener voltage is a function of both junction temperature and IR drop. Longer pulse widths cause a greater junction temperature rise than short ones; the increase in junction temperature slightly increases the zener voltage. This increase in zener voltage due to heating is roughly offset by the fact that longer pulse widths of identical energy content have lower peak currents. This results in a lower IR drop (zener voltage drop) keeping the clamping factor relatively constant with various pulse widths of identical energy content.

An approximation of zener impedance is also helpful in the design of transient protection circuits. The value of $R_{Z(nom)}$ (Eqtn 2) is approximate because both the clamping factor and the actual resistance is a function of temperature.

Eqtn 2:
$$R_{Z(nom)} = \frac{V^2_{Z(nom)} (F_C - 1)}{P_{pK(nom)}}$$

 $V_{Z(nom)}$ = Nominal Zener Voltage

 $P_{pK(nom)}$ = Found from Figure 8 when device type and pulse width are known. For example, from Figure 8 a 1N6267 zener suppressor has a $P_{pK(nom)}$ of 1.5 kW at a pulse width of 1 ms.

As seen from equation 2, zeners with a larger $P_{pK(nom)}$ capability will have a lower $R_{Z(nom)}$.

ZENER versus MOV TRADEOFFS

The clamping characteristics of Zeners and MOV's are best compared by measuring their voltages under transient conditions. Photos 1 through 9 are the result of an experiment that was done to compare the clamping characteristics of a Zener (ON Semiconductor 1N6281, approximately 1.5J capability) with those of an MOV (G.E. V27ZA4, 4J capability); both are 27 V devices.

Photo 1 shows the pulse generator output voltage. This generator synthesizes a transient pulse that is characteristic of those that may appear in the real world.

Photos 2 and 3 are clamping voltages of the MOV and Zener, respectively with a surge source impedance of 500 Ω .

Photos 4 and 5 are the clamping voltages with a surge source impedance of 50 Ω .

Photos 6 and 7 simulate a condition where the surge source impedance is 5 Ω .

Photos 8 and 9 show a surge source impedance of 0.55 Ω , which is at the limits of the Zener suppressor's capability.




PHOTO 1

Open Circuit Transient Pulse Vert: 20 V/div Horiz: 0.5 ms/div

 $V_{\text{peak}} = 90 \text{ V}$





PHOTO 2

MOV (27 V) Vert: 10 V/div Horiz: 0.5 ms/div

Transient Source Impedance: 500 Ω

 $V_{peak} = 39.9 V$




РНОТО 3

Zener (27 V) Vert: 10 V/div Horiz: 0.5 ms/div

Transient Source Impedance: 500 Ω

 $V_{peak} = 27 V$



РНОТО 4

MOV (27 V) Vert: 10 V/div Horiz: 0.5 ms/div

Transient Source Impedance: 50 Ω

 $V_{peak} = 44.7 V$




PHOTO 5

Zener (27 V) Vert: 10 V/div Horiz: 0.5 ms/div

Transient Source Impedance: 50 Ω

 $V_{peak} = 27 V$




PHOTO 6

MOV (27 V) Vert: 10 V/div Horiz: 0.5 ms/div

Transient Source Impedance: 5 Ω

 $V_{peak} = 52 V$




PHOTO 7

Zener (27 V) Vert: 10 V/div Horiz: 0.5 ms/div

Transient Source Impedance: 5 Ω

 $V_{peak} = 28 V$




PHOTO 8

MOV (27 V) Vert: 10 V/div Horiz: 0.5 ms/div

Transient Source Impedance: 0.55 $\boldsymbol{\Omega}$

 $V_{peak} = 62.5 V$




PHOTO 9

Zener (27 V) Vert: 10 V/div Horiz: 0.5 ms/div

Transient Source Impedance: 0.55 Ω

V_{peak}: 30.2 V

Peak Power: Approx 2000 W_{peak} (The limit of this device's capability)

As can be seen by the photographs, the Zener suppressor has significantly better voltage clamping characteristics than the MOV even though that particular Zener has less than one-fourth the energy capability of the MOV it was compared with. However, the energy rating can be misleading because it is based on the clamp voltage times the surge current, and when using an MOV, the high impedance results in a fairly high clamp voltage. The major tradeoff with using a zener type suppressor is its cost versus power handling capability, but since it would take an "oversized" MOV to clamp voltages (suppress transients) as well as the zener, the MOV begins to lose its cost advantage.

If a transient should come along that exceeds the capabilities of the particular Zener, or MOV, suppressor that was chosen, the load will still be protected, since they both fail short.

The theoretical reaction time for Zeners is in the picosecond range, but this is slowed down somewhat with lead and package inductance. The 1N6267 Mosorb series of transient suppressors have a typical response time of less than one nanosecond. For very fast rising transients it is important to minimize external inductances (due to wiring, etc.) which will minimize overshoot.

Connecting Zeners in a back-to-back arrangement will enable bidirectional voltage clamping characteristics. (See Figure 10.)

If Zeners A and B are the same voltage, a transient of either polarity will be clamped at approximately that voltage since one Zener will be in reverse bias mode while the other will be in the forward bias mode. When clamping low voltage it may be necessary to consider the forward drop of the forward biased Zener.

The typical protection circuit is shown in Figure 11a. In almost every application, the transient suppression device is placed in parallel with the load, or component to be protected. Since the main purpose of the circuit is to clamp the voltage appearing across the load, the suppressor should

be placed as close to the load as possible to minimize overshoot due to wiring (or any inductive) effect. (See Figure 11b.)




Figure 10. Zener Arrangement for Bidirectional Clamping




Figure 11a. Using Zener to Protect Load Against Transients




Figure 11b. Overshoot Due to Inductive Effect

Zener capacitance prior to breakdown is quite small (for example, the 1N6281 27 Volt Mosorb has a typical capacitance of 800 pF). Capacitance this small is desirable in the off-state since it will not attenuate wide-band signals.

When the Zener is in the breakdown mode of operation (e.g. when suppressing a transient) its effective capacitance increases drastically from what it was in the off-state. This makes the Zener ideal for parallel protection schemes since, during transient suppression, its large effective capacitance will tend to hold the voltage across the protected element constant; while in the off-state (normal conditions, no transient present), its low off-state capacitance will not attenuate high frequency signals.

Input impedance (Z_{in}) always exists due to wiring and transient source impedance, but Z_{in} should be increased as much as possible with an external resistor, if circuit constraints allow. This will minimize Zener stress.

CONCLUSION

The reliable use of semiconductor devices requires that the circuit designer consider the possibility of transient overvoltages destroying these transient-sensitive components. These transients may be generated by normal circuit operations such as inductive switching circuits, energizing and deenergizing transformer primaries, etc. They do not present much of a problem since their energy content, duration and effect may easily be obtained and dealt with.

Random transients found on power lines, or lightning transients, present a greater threat to electronic components since there is no way to be sure when or how severe they will be. General guidelines were discussed to aid the circuit designer in deciding what size (capability and cost) suppressor to choose for a certain level of protection. There will always be a tradeoff between suppressor price and protection obtained.

Several different suppression devices were discussed with emphasis on Zeners and MOV's, since these are the most popular devices to use in most applications.

REFERENCES

- GE Transient Voltage Suppression Manual, 2nd edition.
- 2. ON Semiconductor Zener Diode Manual.

DESIGN CONSIDERATIONS AND PERFORMANCE OF ON SEMICONDUCTOR TEMPERATURE-COMPENSATED ZENER (REFERENCE) DIODES

Prepared by
Zener Diode Engineering
and
Ronald N. Racino
Reliability and Quality Assurance

INTRODUCTION

This application note defines ON Semiconductor temperature-compensated zener (reference) diodes, explains the device characteristics, describes electrical testing, and discusses the advanced concepts of device reliability and quality assurance. It is a valuable aid to those who contemplate designing circuits requiring the use of these devices.

Zener diodes fall into three general classifications: Regulator diodes, reference diodes and transient voltage suppressors. Regulator diodes are normally employed in power supplies where a nearly constant dc output voltage is required despite relatively large changes in input voltage or load resistance. Such devices are available with a wide range of voltage and power ratings, making them suitable for a wide variety of electronic equipments.

Regulator diodes, however, have one limitation: They are temperature-sensitive. Therefore, in applications in which the output voltage must remain within narrow limits during input-voltage, load-current, and temperature changes, a temperature-compensated regulator diode, called a reference diode, is required.

The reference diode is made possible by taking advantage of the differing thermal characteristics of forward- and reverse-biased silicon p-n junctions. A forward-biased junction has a negative temperature coefficient of approximately 2 mV/°C, while reverse-biased junctions have positive temperature coefficients ranging from about 2 mV/°C at 5.5 V to 6 mV/°C at 10 V. Therefore it is possible, by judicious combination of forward- and reverse-biased junctions, to fabricate a device with a very low overall temperature coefficient (Figure 1).

The principle of temperature compensation is further illustrated in Figure 2, which shows the voltage-current characteristics at two temperature points (25 and 100°C) for both a forward- and a reverse-biased junction. The diagram shows that, at the specified test current (I_{ZT}), the absolute value of voltage change (ΔV) for the temperature change between 25 and 100°C is the same for both junctions. Therefore, the total voltage across the combination of these two junctions is also the same at these temperature points, since one ΔV is negative and the other is positive. However, the rate of voltage change with temperature over the




Figure 1. Temperature Compensation of a 6.2 Volt Reference Diode (1N821 Series)

temperature range defined by these points is not necessarily the same for both junctions, thus the temperature compensation may not be linear over the entire range.

Figure 2 also indicates that the voltage changes of the two junctions are equal and opposite only at the specified test current. For any other value of current, the temperature compensation may not be complete.




Figure 2. Temperature Compensation of P-N Junctions

IMPORTANT ELECTRICAL CHARACTERISTICS OF REFERENCE DIODES

The three most important characteristics of reference diodes are 1) reference voltage, 2) voltage-temperature stability, and 3) voltage-time stability.

1. Reference Voltage. This characteristic is defined as the voltage drop measured across the diode when the specified test current passes through it in the zener direction. It is also called the zener voltage (V_Z, Figure 3). On the data sheets, the reference voltage is given as a nominal voltage for each family of reference diodes.

The nominal voltages are normally specified to a tolerance of $\pm 5\%$, but devices with tighter tolerances, such as $\pm 2\%$ and $\pm 1\%$, are available on special order.

2. Voltage-Temperature Stability. The temperature stability of zener voltage is sometimes expressed by means of the temperature coefficient. This parameter is usually defined as the percent voltage change across the device per degree centigrade. This method of indicating voltage stability accurately reflects the voltage deviation at the test temperature extremes but not necessarily at other points within the specified temperature range. This fact is due to variations in the rate of voltage change with temperature for the forward- and reverse-biased dice of the reference diode. Therefore, the temperature coefficient is given in ON Semiconductor data sheets only as a quick reference, for designers who are accustomed to this method of specification.

A more meaningful way of defining temperature stability is the "box method." This method, used by ON Semiconductor, guarantees that the zener voltage will not vary by more than a specified amount over a specified temperature range at the indicated test current, as verified by tests at several temperatures within this range.

Some devices are accurately compensated over a wide temperature range (-55°C to 100°C), others over a narrower range (0 to 75°C). The wide-range devices are, as a rule, more expensive. Therefore, it would be economically wasteful for the designer to specify devices with a temperature range much wider than actually required for the specific device application.

During actual production of reference diodes, it is difficult to predict the compensation accuracy. In the interest of maximum economy, it is common practice to test all devices coming off the production line, and to divide the production lot into groups, each with a specified maximum ΔV_Z . Each group, then, is given a different device type number.





Figure 3. Typical Voltage – Current Characteristic of Reference Diodes

On the data sheet, the voltage-temperature characteristics of the most widely used device types are illustrated in a graph similar to the one shown in Figure 4. The particular production line represented in this figure produces 6.2 volt devices, but the line yields five different device type numbers (1N821 through 1N829), each with a different temperature coefficient. The 1N829, for example, has a maximum voltage change of less than 5 mV over a temperature range of –55 to +100°C, while the 1N821 may have a voltage change of up to 96 mV over the same temperature range.



In the past, design data and characteristic curves on data sheets for reference diodes have been somewhat limited: The devices have been characterized principally at the recommended operating point. ON Semiconductor has introduced a data sheet, providing device data previously not available, and showing limit curves that permit worst-case circuit design without the need for associated tests required in conjunction with the conventional data sheets.

Figure 4. Temperature Dependence of Zener Voltage (1N821 Series)

Graphs such as these permit the selection of the lowest-cost device that meets a particular requirement. They also permit the designer to determine the maximum voltage change of a particular reference diode for a relatively small change in temperature. This is done by drawing vertical lines from the desired temperature points at the abscissa of the graph to intersect with each the positive- and negative-going curves of the particular device of interest. Horizontal lines are then drawn from these intersects to the ordinate of the graph. The difference between the intersections of these horizontal lines with the ordinate yields the maximum voltage change over the temperature increment. For example, for the 1N821, a change in ambient temperature from 0 to 50°C results in a voltage change of no more than about ±31 mV.

The reason that the device reference voltage may change in either the negative or positive direction is that after assembly, some of the devices within a lot may be overcompensated while others may be undercompensated. In any design, the "worst-case" condition must be considered. Therefore, in the above example, it can be assumed that the maximum voltage change will not exceed 31 mV.

It should be understood, however, that the above calculations give the maximum possible voltage change for the device type, and by no means the actual voltage change for the individual unit.

3. Voltage-Time Stability. The voltage-time stability of a reference diode is defined by the voltage change during operating time at the standard test current (I_{ZT}) and test temperature (T_A) . In general, the voltage stability of a reference diode is better than 100 ppm per 1000 hours of operation.




Figure 5. Current Dependence of Zener Voltage at Various Temperatures (1N821 Series)

THE EFFECT OF CURRENT VARIATION ON ZENER VOLTAGE

The nominal zener voltage of a reference diode is specified at a particular value of current, called the zener test current (I_{ZT}). All measurements of voltage change with temperature are referenced to this test current. If the operating current is varied, all these specifications will change.

The effect of current variation on zener voltage, at various temperatures, is graphically illustrated on the 1N821 data sheet as "Zener Current versus Maximum Voltage Change." A typical example of such a graph is shown for the 1N821 series in Figure 5. The voltage change shown is due entirely to the impedance of the device at the fixed temperature. It does not reflect the change in reference voltage due to the change in temperature since each curve is referenced to I_{ZT} = 7.5 mA at the indicated temperature. As shown, the

greatest voltage change occurs at the highest temperature represented in the diagram. (See "Dynamic Impedance" under the next section).

Figure 5 shows that, at 25°C, a change in zener current from 4 to 10 mA causes a voltage shift of about 90 mV. Comparing this value with the voltage-change example in Figure 4 (31 mV), it is apparent that, in general, a greater voltage variation may be due to current fluctuations than to temperature change. Therefore, good current regulation of the source should be a major consideration when using reference diodes in critical applications.

It is not essential, however, that a reference diode be operated at the specified test current. The new voltage-temperature characteristics for a change in current can be obtained by superimposing the data of Figure 5 on that of Figure 4. A new set of characteristics, at a test current of 4 mA, is shown for the 1N823 in Figure 6, together with the original characteristics at 7.5 mA.




Figure 6. Voltage Change with Temperature for 1N823 at Two Different Current Levels

From these characteristics, it is evident that the voltage change with temperature for the new curves is different from that for the original ones. It is also apparent that if the test current varies between 7.5 and 4 mA, the voltage changes would lie along the dashed lines belonging to the given temperature points. This clearly shows the need for a well-regulated current source.

It should be noted, however, that even when a well-regulated current supply is available, other factors might influence the current flowing through a reference diode. For example, to minimize the effects of temperature-sensitive passive elements in the load circuit on current regulation, it is desirable that the load in parallel with the reference diode have an impedance much higher than the dynamic impedance of the reference diode.

OTHER CHARACTERISTICS

In addition to the three major characteristics discussed earlier, the following parameters and ratings of reference diodes may be considered in some applications.

Power Dissipation

The maximum dc power dissipation indicates the power level which, if exceeded, may result in the destruction of the device. Normally a device will be operated near the specified test current for which the data-sheet specifications are applicable. This test current is usually much below the current level associated with the maximum power dissipation.

Dynamic Impedance

Zener impedance may be construed as composed of a current-dependent resistance shunted by a voltage-dependent capacitance. Figure 7 indicates the typical variations of dynamic zener impedance (Z_Z) with current and temperature for the 1N821 reference diode series. These diagrams are given in the 1N821 data sheet. As shown, the zener impedance decreases with current but increases with ambient temperature.




Figure 7. Variation of Zener Impedance With Current and Temperature (1N821 Series)

The impedance of a reference diode is normally specified at the test current (I_{ZT}). It is determined by measuring the ac voltage drop across the device when a 60 Hz ac current with an rms value equal to 10% of the dc zener current is superimposed on the zener current (I_{ZT}). Figure 8 shows the block diagram of a circuit used for testing zener impedance.




Figure 8. Block Diagram of Test Circuit for Measuring Dynamic Zener Impedance

ELECTRICAL TESTING

All devices are tested electrically as a last step in the manufacturing process.

The subsequent final test procedures represent an automated and accurate method of electrically classifying reference diodes. First, an electrical test is performed on all devices to insure the correct voltage-breakdown and stability characteristics. Next, the breakdown voltage and dynamic impedance are measured. Finally, the devices are placed in an automatic data acquisition system that automatically cycles them through the complete temperature range specified. The actual voltage measurements at the various temperature points are retained in the system computer memory until completion of the full temperature excursion. The computer then calculates the changes in voltage for each device at each test temperature and classifies all units on test into the proper category. The system provides a printed readout for every device, including the voltage changes to five digits during temperature cycling, and the corresponding EIA type number, as well as the data referring to test conditions such as device position, lot number, and date.

DEVICE RELIABILITY AND QUALITY ASSURANCE

Insuring a very low failure rate requires maximum performance in all areas effecting device reliability: Device design, manufacturing processes, quality control, and reliability testing. ON Semiconductor's basic reliability concept is based on the belief that reference diode reliability is a complex yet controllable function of all these variables.

Under this "total reliability" concept, ON Semiconductor can mass-produce high-reliability reference diodes.

The reliability of a reference diode fundamentally depends upon the device design, regardless of the degree of effort put into device screening and circuit designing. Therefore, reliability measures must be incorporated at the

device design and process development stages to establish a firm foundation for a comprehensive reliability program. The design is then evaluated by thorough reliability testing, and the results are supplied to the Design Engineering department. This closed-loop feedback procedure provides valuable information necessary to improve important design features such as electrical instability due to surface effects, mechanical strength, and uniformly low thermal resistance between the die and ambient environment.

Process Control

There are more than 2000 variables that must be kept under control to fabricate a reliable reference diode. The in-process quality control group controls most of these variables. It places a strict controls on all aspects of manufacturing from materials procurement to the finished product. Included in this broad spectrum of controls are:

- Materials Control. All materials purchased or fabricated in-plant are checked against rigid specifications. A quality check on vendors' products is kept up to date to insure that only materials of a proven quality level will be purchased.
- In-Process Inspection and Control. Numerous on-line inspection stations maintain a statistical process control program on specific manufacturing processes. If any of these processes are found to be out of control, the discrepant material is diverted from the normal production flow and the cognizant design engineer notified. Corrective action is initiated to remedy the cause of the discrepancy.

Reliability Testing

The Reliability Engineering group evaluates all new products and gives final conclusions and recommendations to the device design engineer. The Reliability Engineering group also performs independent testing of all products and includes, as part of this testing program, step-stress-to-failure testing to determine the maximum capabilities of the product.

SOME STRAIGHT TALK ABOUT MOSORBS TRANSIENT VOLTAGE SUPPRESSORS

INTRODUCTION

Distinction is sometimes made between devices trademarked Mosorb (by ON Semiconductor Inc.), and standard zener/avalanche diodes used for reference, low-level regulation and low-level protection purposes. It must be emphasized from the beginning that Mosorb devices are, in fact, zener diodes. The basic semiconductor technology and processing are identical. The primary difference is in the applications for which they are designed. Mosorb devices are intended specifically for transient protection purposes and are designed, therefore, with a large effective junction area that provides high pulse power capability while minimizing the total silicon use. Thus, Mosorb pulse power ratings begin at 500 watts - well in excess of low power conventional zener diodes which in many cases do not even include pulse power ratings among their specifications.

MOVs, like Mosorbs, do have the pulse power capabilities for transient suppression. They are metal oxide varistors (not semiconductors) that exhibit bidirectional avalanche characteristics, similar to those of back-to-back connected zeners. The main attributes of such devices are low manufacturing cost, the ability to absorb high energy surges (up to 600 joules) and symmetrical bidirectional "breakdown" characteristics. Major disadvantages are: high clamping factor, an internal wear-out mechanism and an absence of low-end voltage capability. These limitations restrict the use of MOVs primarily to the protection of insensitive electronic components against high energy transients in application above 20 volts, whereas, Mosorbs are best suited for precise protection of sensitive equipment even in the low voltage range – the same range covered by conventional zener diodes. The relative features of the two device types are covered in Table 1.

IMPORTANT SPECIFICATIONS FOR MOSORB PROTECTIVE DEVICES

Typically, a Mosorb suppressor is used in parallel with the components or circuits being protected (Figure 1), in order to shunt the destructive energy spike, or surge, around the more sensitive components. It does this by avalanching at its "breakdown" level, ideally representing an infinite impedance at voltages below its rated breakdown voltage, and essentially zero impedance at voltages above this level.

In the more practical case, there are three voltage specifications of significance, as shown in Figure 1a.

- a) V_{RWM} is the maximum reverse stand-off voltage at which the Mosorb is cut off and its impedance is at its highest value that is, the current through the device is essentially the leakage current of a back-biased diode.
- b) V_(BR) is the breakdown voltage a voltage at which the device is entering the avalanche region, as indicated by a slight (specified) rise in current beyond the leakage current.
- c) V_{RSM} is the maximum reverse voltage (clamping voltage) which is defined and specified in conjunction with the maximum reverse surge current so as not to exceed the maximum peak power rating at a pulse width (tp) of 1 ms (industry std time for measuring surge capability).

RELATIVE FEATURES OF MOVs and MOSORBS

Table 1.				
MOV	Mosorb/Zener Transient Suppressor			
High clamping factor.	Very good clamping close to the operating voltage.			
Symmetrically bidirectional.	Standard parts perform like standard zeners. Symmetrical bidirectional devices available for many voltages.			
Energy capability per dollar usually higher than a silicon device. However, if good clamping is required the energy capability would have to be grossly overspecified resulting in higher cost.	Good clamping characteristic could reduce overall system cost.			
Inherent wear out mechanism clamp voltage degrades after every pulse, even when pulsed below rated value.	No inherent wear out mechanism.			
Ideally suited for crude ac line protection.	Ideally suited for precise DC protection.			
High single-pulse current capability.	Medium multiple-pulse current capability.			
Degrades with overstress.	Fails short with overstress.			
Good high voltage capability.	Limited high voltage capability unless series devices are used.			
Limited low voltage capability.	Good low voltage capability.			

In practice, the Mosorb is selected so that its V_{RWM} is equal to or somewhat higher than the highest operating voltage required by the load (the circuits or components to be protected). Under normal conditions, the Mosorb is inoperative and dissipates very little power. When a transient occurs, the Mosorb converts to a very low dynamic impedance and the voltage across the Mosorb becomes the clamping voltage at some level above $V_{(BR)}$. The actual clamping level will depend on the surge current through the Mosorb. The maximum reverse surge current (I_{RSM}) is specified on the Mosorb data sheets at 1 ms and for a logrithmically decaying pulse waveform. The data sheet also contains curves to determine the maximum surge current rating at other time intervals.

Typically, Mosorb devices have a built-in safety margin at the maximum rated surge current because the clamp voltage, V_{RSM} , is itself, guardbanded. Thus, the parts will be operating below their maximum pulse-power (P_{pk}) rating even when operated at maximum reverse surge current).

If the transients are random in nature (and in many cases they are), determining the surge-current level can be a problem. The circuit designer must make a reasonable estimate of the proper device to be used, based on his knowledge of the system and the possible transients to be encountered. (e.g., transient voltage, source impedance and time, or transient energy and time are some characteristics that must be estimated). Because of the very low dynamic impedance of Mosorb devices in the region between $V_{(BR)}$ and V_{RSM} , the maximum surge current is dependent on, and limited by the external circuitry.

In cases where this surge current is relatively low, a conventional zener diode could be used in place of a Mosorb or other dedicated protective device with some possible savings in cost. The surge capabilities most of ON Semiconductor's zener diode lines are discussed in ON Semiconductor's Application Note AN784.

In the data sheets of some protective devices, the parameter for response time is emphasized. Response time on these data sheets is defined as the time required for the voltage across the protective device to rise from 0 to $V_{(BR)}$, and relates primarily to the effective series impedance associated with the device. This effective impedance is somewhat complex and changes drastically from the blocking mode to the avalanche mode. In most applications (where the protective device shunts the load) this response time parameter becomes virtually meaningless as indicated by the waveforms in Figures 1b and 1c. If the response time as defined is very long, it still would not affect the performance of the surge suppressor.

However, if the series inductance becomes appreciable, it could result in "overshoot" as shown in Figure 1d that would be detrimental to circuit protection. In Mosorb devices, series inductance is negligible compared to the inductive effects of the external circuitry (primarily lead lengths). Hence, Mosorbs contribute little or nothing to overshoot and, in essence, the parameter of response time has very little significance. However, care must be exercised in the design of the external circuitry to minimize overshoot.

SUMMARY

In selecting a protective device, it is important to know as much as possible about the transient conditions to be encountered. The most important device parameters are reverse working voltage (V_{RWM}), surge current (I_{RSM}), and clamp voltage (V_{RSM}). the product of V_{RSM} and I_{RSM} yields the peak power dissipation, which is one of the prime categories for device selection.

The selector guide, in this book, gives a broad overview of the Mosorb transient suppressors now available from ON Semiconductor. For more detailed information, please contact your ON Semiconductor sales representative or distributor.




Figure 1.






Figure 1a. Figure 1b.



TYPICAL MOSORB APPLICATIONS



AR450 – CHARACTERIZING OVERVOLTAGE TRANSIENT SUPPRESSORS

Prepared by
Al Pshaenich
ON Semiconductor Power Products Division

The use of overvoltage transient suppressors for protecting electronic equipment is prudent and economically justified. For relatively low cost, expensive circuits can be safely protected by one or even several of the transient suppressors on the market today. Dictated by the type and energy of the transient, these suppressors can take on several forms.

For example, in the telecommunication field, where lightning induced transients are a problem, such primary suppressors as gas tubes are often used followed by secondary, lower energy suppressors. In an industrial or transients automotive environment, where systematically generated by inductive switching, the transient energy is more well-defined and thus adequately suppressed by relatively low energy suppressors. These lower energy suppressors can be zener diodes, rectifiers with defined reverse voltage ratings, metal oxide varistors (MOVs), thyristors, and trigger devices, among others. Each device has its own niche: some offer better clamping factors than others, some have tighter voltage tolerances, some are higher voltage devices, others can sustain more energy and still others, like the thyristor family, have low on-voltages. The designer's problem is selecting the best device for the application.

Thus, the intent of this article is twofold:

- To describe the operation of the surge current test circuits used in characterizing lower energy transient suppressors.
- 2. To define the attributes of the various suppressors, allowing the circuit designer to make the cost/performance tradeoffs.

Surge suppressors are generally specified with exponentially decaying and/or rectangular current pulses. The exponential surge more nearly simulates actual surge current conditions – capacitor discharges, line and switching transients, lightning induced transients, etc., whereas rectangular surge currents are usually easier to implement and control.

To generate an exponential rating, a charged capacitor is simply dumped into the device under test (DUT) and the energy of each successive pulse increased until the device ultimately fails. The simplified circuit of Figure 1a describes the circuit. By varying the size of the capacitor C, the limiting resistor R2, and the voltage to which C is charged to, various peak currents and pulse widths (defined to the 10% discharge point in this paper) can be obtained. To




Figure 1a. Simplified Exponential Tester




Figure 1b. Simplified Rectangular Tester Using PNP Switch

Figure 1. Basic Surge Current Testers

automate this circuit, the series switches S1 and S2 can be replaced with appropriately controlled transistors or SCRs.

One method of easily implementing a rectangular surge current pulse is shown in the simplified schematic of Figure 1b. A PNP transistor switch connected to the positive supply V_{EE} applies power to the DUT. The current is obviously set by varying either V_{EE} and/or R_L . If however, the transistor switch were replaced with a variable, constant current source, measurement procedures are simplified as how the limiting resistor need not be selected for various current conditions.

As in most surge current evaluations, the DUT is ultimately subjected to destructive energy (current, voltage, pulse width), the failure points noted, and the derated points plotted to produce the energy limitation curve. Of particular interest is the junction temperature at which the DUTs are operated, be it near failure or at the specified derated point. This measurement relates to the overall reliability of the suppressor, i.e., can the suppressor sustain one surge current pulse or a thousand, and will it be degraded when operated above the specified maximum operating temperature?

The Rectangular Current Surge Suppressor Test Circuit to be described addresses these questions by implementing and measuring the rectangular current capability of the suppressor and determining the device junction temperature T_J shortly after the end of the surge current pulse. Knowing T_J , the energy to the DUT can be limited just short of failure and thus a complete surge curve generated with only one, or a few DUTs (Figure 6). Second, with the junction temperature known, a reliability factor can be determined for a practical application.

CIRCUIT OPERATION FOR THE RECTANGULAR CURRENT TESTER

The Surge Suppressor Test Circuit block diagram is shown in Figure 2 with the main blocks being the Constant Current Amplifier supplying I_Z to the DUT (a zener diode in this instance) during the power pulse and the Diode Forward Current Switch supplying I_F during the temperature sensing time. These two pulses are applied sequentially, first the much larger Iz, and then the very small sense current I_F. During the I_F time, the forward voltage V_F of the diode is measured from which the junction temperature of the zener diode can be determined. This is simply done by calibrating the forward biased DUT with a specified low value of I_F in a temperature chamber, one point at 25°C and a second point at some elevated temperature. The result is the familiar diode forward voltage versus temperature linear plot with a slope of about -2 mV/°C for typical diodes (Figure 7a). Comparing the plot with the test circuit measured V_F yields the DUT junction temperature for that particular pulse width and I_Z (Figure 7b).




Figure 2. Surge Suppressor Test Circuit Block Diagram


The System Clock, Pulse Generator, the several monostable multivibrators (25 µs Blanking, Sample Pulse and 300 µs Sense MVs) and Gate are fashioned from three

CMOS gate ICs. The remaining blocks are the Sample and Hold (S/H) circuit and two detectors for determining the status of failed DUTs, either shorted devices or open.

Shown in Figures 3 and 4 respectively, are the complete circuit and significant waveforms. Clocking for the system is derived from a CMOS, two inverters, astable MV (gates 1A and 1B) whose output triggers the two input NOR gate configured monostable MV (gates 1C and 1D) to produce the Pulse Generator output pulse (Figure 4b). Alternatively, a single pulse can be obtained by setting switch S2 to the One Shot position and depressing the pushbutton Start switch S1. Contact bounce is suppressed by the 100 ms MV (gates 4C and D). Frequency of the astable MV, set by potentiometer R1, can vary from about 200 Hz to 0.9 Hz and the pulse width, controlled by R2 and the capacitor timing selector switch S3, from about 300 µs to 1.3 s.

The positive going Pulse Generator output feeds the Constant Current Amplifier I_Z and turns on, in order, NPN transistor Q1, PNP transistor Q3, NPN Darlington Q4, PNP Power Darlington Q6 and parallel connected PNP Power Transistors Q8 and Q9. Transistor Q4 is configured as a constant current source whose current is set by the variable base voltage potentiometer R3. Thus, the voltage to the bases of Q6, Q8 and Q9 are also accordingly varied. Transistors Q8 and Q9 (MJ14003, I_C continuous of 60 A), also connected as constant current sources with their 0.1 Ω emitter ballasting resistors, consequently can produce a rectangular current pulse from a minimum of about 0.5 A and still have adequate gain for 1 ms pulses of 150A peak. Due to propagation delays of this amplifier, the I_Z current waveform is as shown in Figure 4f. Since Q8 and Q9 must be in the linear region for constant current operation, these transistors are power dissipation limited at high currents to the externally connected power supply V+ of 60 V. Thus the maximum DUT voltage, taking into account the clamping factor of the device, should be limited to about 50 V. At wider pulse widths and consequently lower currents before the DUT fails, the V+ supply should be proportionally reduced to minimize Q8, Q9 dissipation. As an example, a 28 V surge suppressor operating at 100 ms pulse widths can be tested to destructive limits with V+ of about 40 V. Although a zener diode is shown as the DUT in the schematic, the test devices can be any rectifier with defined reverse voltage, e.g., surge suppressors.

Immediately after the power pulse is applied to the DUT, the negative going sense pulse from the 300 μs MV (Gate 2A, Figure 4e) turns on series connected PNP transistor Q10 and NPN transistor Q11 of the Diode Forward Current Switch I_F. Sense current, set by current limiting resistor selector switch S4, thus flows up from ground through the forward biased DUT, the limiting resistor, and Q11 to the -15 V supply. The result, by monitoring the cathode of the DUT, is a 300 μs wide, approximately -0.6 V pulse.



For accurate measurements of this pulse amplitude, sample and hold circuitry is employed. This consists of unity gain buffer amp U6, series FET switch Q13 and capacitor hold buffer amp U7. The sample pulse (Figure 4H) to the gate of the FET is delayed about 100 μs (by monostable MV G-2C and G-2D) to allow for switching and thermal transients to settle down. This pulse is derived from the negative going, trailing edge output pulse of Gate 2D cutting off transistor Q18 for the RC time constant in its base circuit. The result is an approximate 8 μs wide sample pulse. Consequently, the DC output voltage from hold amplifier U7 is a measure of the DUT junction temperature.

Invariably, most DUTs will fail short. When the surge suppressor tester is in the Free-run Mode, the power pulse subsequent to the DUT shorting could excessively stress the constant current drivers Q8 and Q9. To prevent this occurrence, the Short Detector circuit was implemented. This circuit consists of comparator U5A, 2 input NOR gate configured 25 µs monostable MV (G1E and G1F), Gate Circuit G3A, 3B and 3C, and SCR Q16. The 25 µs MV

(Figure 4D) is required to blank out turn-on switching transients to produce the waveform shown in Figure 4I. During the power pulse, U5A is normally high for a good DUT (Figure 4J). This waveform is NOR'd with gate 3B (inverted waveform of Figure 4I) to produce a low level (0 V) gate 3C output (Figure 4K).

If, however, the DUT is shorted, U5A output switches low resulting in a positive pulse output from G3C. This pulse triggers the SCR on, lighting the LED in its anode circuit and turning on the PNP transistor Q2 across the emitter-base of Q3, thus clamping off the I_Z power pulse. The circuit (Q16) can be reset by opening switch S5.

By and large, this Short Detector circuit was found adequate to protect transistors Q8 and Q9. However, for some wide pulse widths, relatively high current conditions, the propagation delay through the Short Detector was too great, resulting in excessive FBSOA (Forward Bias Safe Operating Area) stress on Q8 and Q9. Consequently, a faster Short Detector #2 was implemented.




Figure 4. Surge Suppressor Test Circuit Waveforms

This circuit, connected to the collectors of O8 and O9, uses a differentiating network (R4, C1) to discriminate between the normally relatively slow fall time of the voltage pulse on the DUT, and the exceedingly fast fall time when the device fails. Thus, the R4-C1 time constant (5 ns) will only generate a negative going trigger to PNP transistor Q12 when the DUT voltage collapses during device failure. The positive going output from Q12 resets the flip-flop (gates 4A and 4B), which turns on the NPN transistor Q14. This transistor supplies drive to the two PNP clamp transistors (Q5 and Q7) placed respectively across the emitter-bases of the high, constant current stages Q6 and Q8 and Q9. Propagation delay is thus minimized, providing greater protection to the power stages of the tester. As an added safety feature, the positive going output from Gate 3C when Short Detector #1 is activated is also used to trigger the flip-flop.

On the few occasions when the DUT fails open, then the Open Detector consisting of comparator U5B and SCR Q17 comes into play. This circuit measures the DUT integrity during the sense time. For a good DUT ($V_F < -1 V$), U5B output remains low (see Figures 4L and 4M). However for an open DUT, V_F switches to the negative rail and U5B goes high, turning on Q17. As in the Short Detector, Q2 clamps off the I_Z power amplifier.

All of the circuitry including the +15 V and -15 V regulated power supplies are self-contained, with the exception of the V+ supply. For high current, narrow pulse width testing, this external supply should have 10 to 15 A capability. If not, additional energy storing capacitors across the supply output may be required.

CIRCUIT OPERATION FOR THE EXPONENTIAL SURGE CURRENT TESTER

To generate the surge current curve of peak current versus exponential discharge pulse width, the test circuit of Figure 5 was designed. This tester is an implementation of the simplified capacitor discharge circuit shown in Figure 1A, with the PNP high voltage transistor Q2 allowing the capacitor C to charge through limiting resistor R1 and a triggered SCR discharging the capacitor. As shown in Figure 5, the DUTs can be of any technology, although the device connected to the capacitor and discharge limiting resistor $R_{\rm S}$ is shown as an MOS SCR. It could just as well have been an SCR as the DUT or as the switch for the zener diode, rectifier, SIDAC, etc., DUTs.

System timing for this Exponential Surge Current Tester is derived from a CMOS quad 2 input NOR gate with gates 1A and 1B comprising a non-symmetrical astable MV of about 13 seconds on and about one second off (switch S3 open). The positive On pulse from gate 1B turns on the 500 V power MOSFET Q1 and the following PNP transistor Q2. The extremely high current gain FET allows for the large base current variation of Q2 with varying supply voltage (V+). This capacitor charging circuit has a 400 V blocking capability (limited by the $V_{\rm CEO}$ of Q2) and thus the capacitor C1 used should be comparably rated. When operating with

high voltage (V+ = 200 to 350 V) and large capacitors (>3000 μ F), the power dissipated in the current limiting resistor R1 can be substantial, thus necessitating the illustrated 20 W rating. For longer charging times, switch S3 is closed, doubling the timing capacitor and the astable MV on time.

To discharge capacitor C1 and thereby generate the exponential surge current, the SCR must be fired. This trigger is generated by the positive going one second pulse from gate 1A being integrated by the R2C2 network, and then shaped by gates 1C and 1D. The net result of about 100 μs time delay from gate 1D ensures noncoincident timing conditions. This pulse output is then differentiated by C3-R3 with the positive going leading edge turning on Q3, Q4 and finally the SCR with about a 4 ms wide, 15 mA gate pulse. Consequently, the DUT is subjected to a surge current pulse whose magnitude is dictated by the voltage on the capacitor C1 and value of resistor $R_{\rm S}$, and also whose pulse width to the 10% point is 2.3 $R_{\rm S}$ C1. For a fixed pulse width, the DUT is then stressed with increasing charge (by increasing V+) until failure occurs, usually a shorted device.

If the DUT is the SCR (or MOS SCR), the failed condition is obvious as the capacitor C1 will not be allowed to charge for subsequent timing cycles. However, when the DUT is the zener, rectifier, SIDAC or even an MOV, and the SCR is an adequately rated switch, the circuit will still discharge through the shorted DUT, but now the SCR alone will be stressed by the surge current. A shorted DUT can be detected by noting the voltage across the device during testing.

One problem encountered when stressing SCRs with high voltage is when the DUT fails short. The limiting resistor R1, which is only rated for 20 W, would now experience continuous power dissipation for the full On time – as much as 123 W ([350 V]²/1K). To prevent this occurrence, the P_{R1} Short Protection Circuit is incorporated. Since this is only a problem when high V+'s (>100 V) are used, the circuit can be switched in or out by means of switch S2. When activated, this circuit monitors the voltage on capacitor C1 some time after the charging cycle begins. If the capacitor is charging, normal operation occurs. However, if the SCR DUT is shorted, the absence of voltage on the capacitor is detected and the system is disabled.

The circuit consists of one CMOS IC with NAND gates 2A and 2B comprising a one second monostable time delay MV and gates 2C and 2D forming a comparator and NAND gate, respectively.

The negative going, trailing edge of gate 2A is differentiated by R4-C4, and amplified by Q5 to form a positive, 10 ms wide pulse (delayed by 1 sec) to gate 2D input. If the capacitor C1 is shorted, gate 2C output is high, allowing the now negative pulse from gate 2D to turn on PNP transistor Q6 and SCR Q7. This latches the input to the astable MV gate 1A low, disabling the timing and consequently removing the power from R1. Resetting the tester for a new device is accomplished by depressing the pushbutton switch S1.




Figure 5. Exponential Surge Current Tester

Exponential surge current curves, as well as rectangular, are generated by destructive testing of at least several DUTs at various pulse widths and derating the final curve by perhaps 20–30%. These tests were conducted at low duty cycles (<2%). To ensure multicycle operation, the DUTs are then tested for about 1000 surges at a derated point on the curve.

TEST RESULTS

In trying to make a comparison of the several different technologies of transient suppressors, some common denominator has to be chosen, otherwise, the amount of testing and data reduction becomes unwieldy. For this exercise, voltage was used, generally in the 20 V to 30 V range, although some of the more unique suppressors (SIDACs, MOS SCRs, SCRs) were tested at their operating voltage. As an example, the SIDAC trigger families of devices were tested with voltages greater than their breakover voltage (104 V to 280 V) and the SCRs were subjected to exponential surge currents derived from

voltages generally greater than 30 V. Also, since energy capability is related to die size, this parameter is also listed.

For several devices, both rectangular and exponential surge current pulses are listed. Other devices were tested with only rectangular pulses (where the junction temperature can be determined) and still others, whose applications include crowbars, with exponential current only.

AVALANCHE RECTIFIER

The Rectangular Surge Current Tester was originally designed for characterizing rectifier surge suppressors used in automotive applications. For this operation, where temperatures under the hood can reach well over 125°C, it is important to know the device junction temperature at elevated ambient temperature. Figures 6 and 7 describe the results of such testing on a typical suppressor, the 24 V–32 V MR2520L. It should be noted that these axial lead suppressors, as well as all other axial lead devices tested, were mounted between two spring loaded clips spaced 1 inch apart.

As shown in Figure 6 of the actual current failure points of the DUTs, at least four devices were tested at the various pulse widths, $t_{\rm w}$ (in this example from 0.5 ms to 100 ms).

Also shown in Figure 6 is the curve derived with a single DUT at an energy level just short of failure. This measurement was obtained by maintaining a constant rectifier forward voltage drop, $V_F \ (0.25\ V)$ for all pulse widths (junction temperature, T_J of 230°C) by varying the avalanche current. Thus, one device can be used, non-destructively, to generate the complete rectangular surge current curve.

It should also be pointed out that the definition for the exponential t_w in this article is the current discharge point to the 10% value of the peak test current $I_{ZM}.$ Expressed in time constant $\tau,$ this would be 2.3 RC. Some data sheets describe t_w to the 50% point of I_{ZM} (0.69 $\tau)$ and others to 5 $\tau.$ To normalized these time scales (abscissa of curves) simply change the scales accordingly; i.e., $I_{ZM/2}$ pulse widths would be multiplied by 2.3/0.69 = 3.33 for t_w at 10% current pulses.

Figure 7a describes the actual temperature calibration curve (measured in a temperature chamber) of the MR2520L and Figure 7b, the junction temperature of the DUT at various 10 ms rectangular pulse current amplitudes. These temperatures are taken from the calibration curve (in actuality, an extremely linear curve), knowing the rectifier forward voltage drop immediately (within $100~\mu s$) after cessation of power. Note that the junction temperature just prior to device failure is about $290^{\circ}C$.




Figure 6. Experimental Rectangular Surge Current Capability Of The MR2520L Rectifier Surge Suppressor

ZENER OVERVOLTAGE TRANSIENT SUPPRESSOR

Illustrated in Figure 8 are the actual rectangular and exponential surge current curves of the P6KE30 overvoltage transient suppressor, an axial lead, Case 17, 30 V zener diode characterized and specified for surge currents. This device is specified for 600 W peak for a 1 ms exponential pulse measured at $I_{ZM/2}$. From the exponential curve, it is




Figure 7a. Temperature Calibration Curve
Of The MR2520L

RECTANGULAR
PULSE
tW = 10 ms

Figure 7b. Measured Forward Voltage

I _Z (A)	V _F (V)	T _J (°C)
1	0.64	25
10	0.57	75
20	0.48	120
30	0.36	180
40	0.25	230
50	0.15	290
55	0.10	DUT FAILED

Figure 7. Calculated Junction Temperature Of The MR2520L Surge Suppressor At Various Avalanche Currents

apparent that the device is very conservatively specified. Also, the relative magnitudes of the two curves reflect the differences in the rms values of the two respective pulses.

SIDAC

SIDACs are increasingly being used as overvoltage transient suppressors, particularly in telephone applications. Being a high voltage bilateral trigger device with relatively high current capabilities, they serve as a costeffective overvoltage protection device. As in other trigger devices, when the SIDACs breakover voltage is exceeded, the device switches to a low voltage conduction state, allowing an inordinate amount of surge current to be passed. This is well illustrated by the surge current curves of Figure 9 which describe the small die size ([37]²mil) axial lead, Case 59-04, MKP9V240 SIDAC. The curves show that this 240 V device was able to handle, to failure, as much as 31 A and 15 A, respectively, for 1 ms exponential and rectangular current pulses. Under the same pulse conditions, the large die ([78]²mil) MK1V270 SIDAC handled 170 A and 60 A, respectively, as shown in Table 2.




Figure 8. Surge Current Capability Of The P6KE30
Overvoltage Transient Suppressor As A Function Of
Exponential & Rectangular Pulse Widths




Figure 9. Measured Surge Current To Failure
Of A SIDAC MKP9V240

OVERALL RATINGS

The compilation of all of the testing to date on the various transient suppressors is shown in Tables 1 and 2. Table 1 describes the zener suppressors, avalanche rectifiers and MOVs, comparing the die size and normalized costs (referenced to the MOV V39MA2A). From this data, the designer can make a cost/performance judgment.

Of interest is that the small pellet MOV is not the least expensive device. The P6KE30 overvoltage transient suppressor costs about 85% of the MOV, yet it can handle about three times the current (2.5 A to 0.7 A) for a 100 ms rectangular pulse. Under these conditions, the resultant clamping voltages for the zener and MOV were 32 V and 60 V respectively.

Also shown in the table is a 1.5 W zener diode specified for zener applications. This low surge current device costs three times the MOV, illustrating that tight tolerance zener diodes are not cost effective and that the user should use devices designed and priced specifically for the suppressor application.

Thyristor type surge suppressors are shown in Table 2. They include four SIDAC series, two SCRs designed and characterized specifically for crowbar applications and also the MOS SCR MCR1000. The MOS SCR, a process variation of the vertical structure power MOSFET, combines the input characteristics of the FET with the latching action of an SCR.

All devices were surge current tested with the resultant peak currents being impressively high. The TO-220 (150)² mil SCR MCR69 for example, reached peak current levels approaching 700 A for a 1 ms exponential pulse. The guaranteed, derated, time base translated curves for the crowbar SCR family of devices are shown in Figure 10, as is the MK1V SIDAC in Figure 11.

Figures 12A–C describe the guaranteed, reverse surge design limits for the avalanche rectifier devices. These three figures illustrate, respectively, the peak current, power and energy capabilities of these overvoltage transient suppressors derived from exponential testing. The peak power, P_{pk} , ordinate of the curve is simply the product of the derated I_Z and V_Z and the energy curve, the product of P_{pk} and t_w .




Figure 10. SCR Crowbar Derating Curves




Figure 11. Exponential Surge Current Capability Of The MK1V SIDAC, Pulse Width versus Peak Current

Figure 12a. Peak Current




Figure 12b. Peak Power

Figure 12c. Energy

Figure 12. Guaranteed Reverse Surge Design Limits for the MR2525L & MR2530L Overload Transient Suppressors

	Table 1. Measured Surge Current Capability of Transient Suppressors																
				Sp	ec.		Peak Current at Pulse Widths, I _{pk} (Amps)					Clamping					
Device					Power	Die	1 :	ms	10 ms		20 ms		100 ms		Factor V _{1 ms}	Norm. Cost	
Туре	Title	Part No.	Case	Volt	(Energy)	Size	Ехр.	Rect.	Ехр.	Rect.	Ехр.	Rect.	Exp.	Rect.	V ₁₀₀	ms	*
Surge Supp., Avalanche Overvoltage	MR2520L	194-05	24-32 V	2.5 KW Peak	-		85 A		40		30		18	$\frac{27 \text{ V}}{22 \text{ V}} =$	1.2		
Rectifier	Transient Suppressor	MR2525L	194-05	24-32 V	10 KW Peak	196 ² mil		150 A		70		54		37	$\frac{31}{23} = 1$	1.3	4.0
	1.5 W Zener	1.5 W Zener	1N5936A	DO 44	1 30 V 1.5 W Cont.	37 ²	12 A	5	6	2.5	5	2	3	1.3	$\frac{41}{30} = 1$	1.4	3.2
		1N5932A	DO-41	20 V		-	OV Cont.	Cont. mil	23 A	6	10	2.8	7	2.3	5	1.4	$\frac{28}{23} = 1$
Zener	Overvoltage Transient	P6KE30	17	30 V	600 W	60 ²	43 A	14	14	5	10	4.5	5	2.5	$\frac{41}{32} = 1$	1.3	0.85
Zeriei		P6KE10	.,	10 V) V Peak mil	mil		24 A		12		9		5.5	$\frac{16}{13} = 1$	1.2	0.03
	MOSORB	1.5KE30	41A-02	30 V	1500 W 104 ²		35 A		10				4	$\frac{35}{33} = 1$	1.1	1.8	
	MOSOND	1.5KE24	41A-02	24 V	Peak	mil		45 A		14				6	$\frac{30 \text{ V}}{28 \text{ V}} =$	1.1	1.0
MOV/**	Metal	V39MA2A	Axial Lead	28 V	(0.16 Joules)	3 mm		9 A		5				0.7	80 V 60 V	6 A 0.7 A	1.0
MOV** Oxide Varistor	V33ZA1	Radial Lead	26 V	(1.0 Joules)	7 mm				35				4 A	105 V 80 V	35 A 4 A	1.4	

**G F

		Walterna		Di-	I _{pk} @ t _W									
Technology Device					1 ms		10 ms		Norm					
	Voltage Ratings	Case	Die Size	Exponent.	Rectang.	Exponent.	Rectang.	Cost						
	MKP9V130 Series	104 V-135 V	59–04		a=2 "	40 A	13 A	16 A	8 A					
	MKP9V240 Series	220 V–280 V		04 37 ² mil	31 A	15 A	20 A	8 A	0.87					
SIDAC	MK1V135 Series	120 V–135 V	267–01	2 "	140 A	80 A	55 A	30 A						
	MK1V270 Series	220 V–280 V		267-01	267-01	267-01	267-01	267-01	267-01	78 ² mil	170 A	60 A	90 A	28 A
	MCR68 Series			92 ² mil	300 A		170 A		1.2					
SCR	MCR69 Series	25 V-400 V		150 ² mil	700 A		400 A		1.9					
MOS SCR	MCR1000 Series	200 V-600 V	TO-220	127 mil x 183 mil	250 A		170 A		9.3					

^{*}Normalized to G.E. MOV V39MA2A, Qty 1-99, 1984 Price


Additionally, the published non-repetitive peak power ratings of the various zener diode packages are illustrated in Figure 13. Figure 14 describes the typical derating factor for repetitive conditions of duty cycles up to 20%. Using these two empirically derived curves, the designer can then determine the proper zener for the repetitive peak current conditions.

At first glance the derating of curves of Figure 14 appear to be in error as the 10 ms pulse has a higher derating factor than the 10 μ s pulse. However, when the mathematics of multiplying the derating factor of Figure 14 by the peak power value of Figure 13 is performed, the resultant respective power and current capability of the device follows the expected trend. For example, for a 5 W, 20 V

zener operating at a 1.0% duty cycle, the respective derating factors for 10 μs and 10 ms pulses are 0.08 and 0.47. The non-repetitive peak power capabilities for these two pulses (10 μs and 10 ms) are about 1300 W and 50 W respectively, resulting in repetitive power and current capabilities of about 104 W and 24 W and consequently 5.2 A and 1.2 A.

MOV

All of the surge suppressors tested with the exception of the MOV are semiconductors. The MOV is fabricated from a ceramic (Zn0), non-linear resistor. This device has wide acceptance for a number of reasons, but for many applications, particularly those requiring good clamping



Power is defined as $V_{Z(NOM)}$ x $I_{Z(PK)}$ where $V_{Z(NOM)}$ is the nominal zener voltage measured at the low test current used for voltage classification.

Figure 13. Peak Power Ratings of Zener Diodes





Figure 14. Typical Derating Factor for Duty Cycle

factors, the MOV is found lacking; (clamping factor is defined as the ratio of V_Z at the test current to that at 1.0 mA). This is photographically illustrated in Figure 15 which compares a 27 V zener (1N6281) with a 27 V MOV (V27ZA4). The input waveform, through a source impedance resistance to the DUTs, was an exponentially decaying voltage waveform of 90 V peak. Figures 15A and B compare the output waveforms (across the DUTs) when the source impedance was 500 Ω and Figures 15C and D for a 50 Ω condition. The zener clamped at about 27 V for both impedances whereas the MOV was about 40 V and 45 V respectively.

Surge current capabilities of a comparably powered MOV were also determined, as shown in the curve of Figure 16. Although the MOV, a V39MA2A, is specified as a 28 V






27 V MOV G.E. V27ZA4, 4 JOULES CAPABILITY

Figure 15a.

SOURCE IMPEDANCE R_S = 500 Ω




27 V ZENER DIODE ON Semiconductor 1N6281, APPROX. 1.5 JOULES

Figure 15b.

continuous device (39 V $\pm 10\%$ at 1 mA) at the pulse widths and currents tested, the resultant voltage V_Z across the MOV -80 V at about 6 A - necessitated a high voltage fixture. This was accomplished with a circuit similar to that of Figure 1B.

But MOVs do have their own niche in the marketplace, as described in Table 3, the Relative Features of MOVs and MOSORBs.


SOURCE IMPEDANCE RS = 50 Ω



27 V MOV

Figure 15c.

SOURCE IMPEDANCE R_S = 50 Ω



27 V ZENER DIODE

Figure 15d.

Figure 15. Clamping Characteristics of a 27 V Zener Diode and 27 V MOV




Figure 16. Rectangular Surge Current Capability
Of The V39MA2A MOV

Table 3. Relative Features of MOVs and MOSORBs				
MOV	MOSORB/Zener Transient Suppressor			
High Clamping Factor	Very good clamping close to the operating voltage.			
Symmetrically bidirectional	Standard parts perform like standard zeners. Symmetrical bidirectional devices available for many voltages.			
Energy capability per dollar usually much greater than a silicon device. However, if good clamping is required a higher energy device would be needed, resulting in higher cost.	Good clamping characteristics could reduce overall cost.			
Inherent wear out mechanism, clamp voltage degrades after every pulse, even when pulsed below rated value.	No inherent wear out mechanism.			
Ideally suited for crude AC line protection.	Ideally suited for precise DC protection.			
High single-pulse current capability.	Medium multiple-pulse current capability.			
Degrades with overstress.	Fails short with overstress.			
Good high voltage capability.	Limited high voltage capability unless series devices are used.			
Limited low voltage capability.	Good low voltage capability.			

SUMMARY

The surge current capabilities of low energy overvoltage transient suppressors have been demonstrated, including cost/performance comparison of rectifiers, zeners, thyristor type suppressors, and MOVs. Both rectangular and exponential testing have been performed with the described testers. Additionally, the Rectangular Current Surge Tester has the capability of measuring the diode junction temperature of zeners and rectifiers at various power levels, thus establishing safe operating limits.

REFERENCES

- Cherniak, S., A Review of Transients and Their Means of Suppression, ON Semiconductor Application Note AN843.
- 2. Wilhardt, J., *Transient Power Capability of Zener Diodes*, ON Semiconductor Application Note AN784.
- Pshanenich, A., Characterizing the SCR for Crowbar Applications, ON Semiconductor Application Note AN879.
- 4. Pshaenich, A., *The SIDAC, A New High Voltage Trigger that Replaces Circuit Complexity and Cost*, ON Semiconductor Engineering Bulletin EB-106.
- 5. General Electric, *Transient Voltage Suppression Manual*, Second Edition.

MEASUREMENT OF ZENER VOLTAGE TO THERMAL EQUILIBRIUM WITH PULSED TEST CURRENT

Prepared by Herb Saladin Discrete Power Application Engineering

INTRODUCTION

This paper discusses the zener voltage correlation problem which sometimes exists between the manufacturer and the customer's incoming inspection. A method is shown to aid in the correlation of zener voltage between thermal equilibrium and pulse testing. A unique double pulsed sample and hold test circuit is presented which improves the accuracy of correlation.¹

Several zener voltages versus zener pulsed test current curves are shown for four package styles. An appendix is attached for incoming inspection groups giving detailed information on tolerances involved in correlation.

For many years the major difficulty with zener diode testing seemed to be correlation of tight tolerance voltage specifications where accuracy between different test setups was the main problem. The industry standard and the EIA Registration system adopted thermal equilibrium testing of zener diodes as the basic test condition unless otherwise specified. Thermal equilibrium was chosen because it was the most common condition in the final circuit design and it was the condition that the design engineers needed for their circuit design and device selection. Thermal equilibrium testing was also fairly simple to set-up for sample testing at incoming inspection of standard tolerance zeners.

In recent years with the advent of economical computerized test systems many incoming inspection areas have implemented computer testing of zener diodes which has been generating a new wave of correlation problems between customers and suppliers of zener diodes.

The computerized test system uses short duration pulse test techniques for testing zener diodes which does not directly match the industry standard thermal equilibrium test specifications.

This paper was prepared in an attempt to clarify the differences between thermal equilibrium and short duration pulse testing of zener diodes, to provide a test circuit that allows evaluation at various pulse widths and a suggested procedure for incoming inspection areas that will allow meaningful correlation between thermal equilibrium and pulse testing.

In the measurement of zener voltage (V_Z) , the temperature coefficient effect combined with test current heating can present a problem if one is attempting to correlate V_Z measurements made by another party (Final Test, Quality Assurance or Incoming Inspection).² This paper is intended as an aid in determining V_Z at some test

current (I_{ZT}) pulse width other than the pulse width used by the manufacturer.

Thermal equilibrium (TE) is reached when diode junction temperature has stabilized and no further change will occur in V_Z if the I_{ZT} time is increased.² This absolute value can vary depending on the mounting method and amount of heatsinking. Therefore, thermal equilibrium conditions have to be defined before meaningful correlation can exist.

Normalized V_Z curves are shown for four package styles and for three to five voltage ratings per package. Pulse widths from 1 ms up to 100 seconds were used to arrive at or near thermal equilibrium for all packages with a given method of mounting.

Mounting

There are five conditions that can affect the correlation of V_Z measurements and are: 1) instrumentation, 2) T_A , 3) I_{ZT} time, 4) P_D and 5) mounting. The importance of the first four conditions is obvious but the last one, mounting, can make the difference between good and poor correlation. The mounting can have a very important part in V_Z correlation as it controls the amount of heat and rate of heat removal from the diode by the mass and material in contact with the diode package.

Two glass axial lead packages (DO-35 and DO-41), curves (Figures 5 and 6) were measured with standard Grayhill clips and a modified version of the Grayhill clips to permit lead length adjustment.

Test Circuit

The test circuit (Figure 8) consists of standard CMOS logic for pulse generation, inverting and delaying. The logic drives three bipolar transistors for generation of the power pulse for I_{ZT} . V_Z is fed into an unique sample and hold (S/H) circuit consisting of two high input impedance operational amplifiers and a field effect transistor switch.

For greater accuracy in V_Z measurements using a single pulse test current, the FET switch is double pulsed. Double pulsing the FET switch for charging the S/H capacitor increases accuracy of the charge on the capacitor as the second pulse permits charging the capacitor closer to the final value of V_Z .

The timing required for the two pulse system is shown in waveform G-3C whereby the initial sample pulse is delayed from time zero by a fixed 100 µs to allow settling time and the second pulse is variable in time to measure the analog input at that particular point. The power pulse (waveform G-2D) must also encompass the second sample pulse.

To generate these waveforms, four time delay monostable multivibrators (MV) are required. Also, an astable MV, is required for free-running operation; single pulsing is simply initiated by a push-button switch S1. All of the pulse generators are fashioned from two input, CMOS NOR gates; thus three quad gate packages (MC14001) are required. Gates 1A and 1B form a classical CMOS astable MV clock and the other gates (with the exception of Gate 2D) comprise the two input NOR gate configured monostable MV's. The Pulse Width variable delay output (Gate 1D) positions the second sample pulse and also triggers the 100 µs Delay MV and the 200 µs Extended Power Pulse MV, The respective positive going outputs from gates 3A and 2C are diode NOR'ed to trigger the Sample Gate MV whose output will consequently be the two sample pulses. These pulses then turn on the PNP transistor O1 level translator and the following S/H N-channel FET series switch Q2. Op amps U4 and U5, configured as voltage followers, respectively provide the buffered low output impedance drive for the input and output of the S/H. Finally, the pulse extended Power Gate is derived by NORing (Gate 2D) the Pulse Width Output (Gate 1D) with the 200 µs MV output (Gate 2C). This negative aging gate then drives the Power Amplifier, which, in turn, powers the D.U.T. The power amplifier configuration consists of cascaded transistors Q3–Q5, scaled for test currents up to 2 A.

Push button switch (S4) is used to discharge the S/H capacitor. To adjust the zero control potentiometer, ground the non-inverting input (Pin 3) of U4 and discharge the S/H capacitor.

Testing

The voltage V_{CC} , should be about 50 volts higher than the D.U.T. and with R_C selected to limit the I_{ZT} pulse to a value making $V_{ZT}\,I_{ZT}=1/4\,P_D$ (max), thus insuring a good current source. All testing was performed at a normal room temperature of 25°C. A single pulse (manual) was used and at a low enough rate that very little heat remained from the previous pulse.

The pulse width MV (1C and 1D) controls the width of the test pulse with a selector switch S3 (see Table 1 for capacitor values). Fixed widths in steps of 1, 3 and 5 from 1 ms to 10 seconds in either a repetitive mode or single pulse is available. For pulse widths greater than 10 seconds, a stop watch was used with push button switch (S1) and with the mode switch (S2) in the > 10 seconds position.

For all diodes with V_Z greater than about 6 volts a resistor voltage divider is used to maintain an input of about 6 V to the first op amp (U4) so as not to overload or saturate this device. The divider consists of R5 and R6 with R6 being $10~k\Omega$ and R5 is selected for about a 6 V input to U4. Precision resistors or accurate known values are required for accurate voltage readout.

Table 1. S3 — Pulse Width					
Switch Position	*C(μF)	t(ms)			
1	0.001	1			
2	0.004	3			
3	0.006	5			
4	0.01	10			
5	0.04	30			
6	0.06	50			
7	0.1	100			
8	0.4	300			
9	0.6	500			
10	1.0	1K			
11	1.2	3K			
12	6.0	5K			
13	10	10K			

^{*}Approximate Values

Using Curves

Normalized V_Z versus I_{ZT} pulse width curves are shown in Figure 1 through 6. The type of heatsink used is shown or specified for each device package type. Obviously, it is beyond the scope of this paper to show curves for every voltage rating available for each package type. The object was to have a representative showing of voltages including when available, one diode with a negative temperature coefficient (TC).

These curves are actually a plot of thermal response versus time at one quarter of the rated power dissipation. With a given heatsink mounting, V_Z can be calculated at some pulse width other than the pulse width used to specify V_Z .

For example, refer to Figure 5 which shows normalized V_Z curves for the axial lead DO-35 glass package. Three mounting methods are shown to show how the mounting effects device heating and thus V_Z. Curves are shown for a 3.9 V diode (1N5228B) which has a negative TC and a 12 V diode (1N5242B) having a positive TC.

In Figure 5, the two curves generated using the Grayhill mountings are normalized to V_Z at TE using the ON Semiconductor fixture. There is very little difference in V_Z at pulse widths up to about 10 seconds and mounting only causes a very small error in V_Z . The maximum error occurs at TE between mountings and can be excessive if V_Z is specified at TE and a customer measures V_Z at some narrow pulse width and does not use a correction factor.

Using the curves of Figure 5, V_Z can be calculated at any pulse width based upon the value of V_Z at TE which is represented by 1 on the normalized V_Z scale. If the 1N5242B diode is specified at 12 V \pm 1.0% at 90 seconds which is at TE, V_Z at 100 ms using either of the Grayhill clips curves would be 0.984 of the V_Z value at TE or 1 using the ON Semiconductor fixture curve. If the negative TC diode is specified at 3.9 V \pm 1.0% at TE (90 seconds), V_Z at 100 ms would be 1.011 of V_Z at TE (using ON Semiconductor fixture curve) when using the Grayhill Clips curves.

In using the curves of Figure 5 and 6, it should be kept in mind that V_Z can be different at TE for the three mountings because diode junction temperature can be different for each mounting at TE which is represented by 1 on the V_Z normalized scale. Therefore, when the correlation of V_Z between parties is attempted, they must use the same type of mounting or know what the delta V_Z is between the two mountings involved.

The Grayhill clips curves in Figure 6 are normalized to the ON Semiconductor fixture at TE as in Figure 5. Figures 1 through 4 are normalized to V_Z at TE for each diode and would be used as Figures 5 and 6.

Measurement accuracy can be affected by test equipment, power dissipation of the D.U.T., ambient temperature and accuracy of the voltage divider if used on the input of the first op-amp (U4). The curves of Figures 1 through 6 are for an ambient temperature of 25°C, at other ambients, θV_Z has to be considered and is shown on the data sheet for the 1N5221B series of diodes. θV_Z is expressed in mV/°C and for the 1N5242B diode is about -2 mV/°C and for the 1N5242B, about 1.6 mV/°C. These values are multiplied by the difference in T_A from the 25°C value and either

subtracted or added to the calculated V_Z depending upon whether the diode has a negative or positive TC.

General Discussion

The TC of zener diodes can be either negative or positive, depending upon die processing. Generally, devices with a breakdown voltage greater than about 5 V have a positive TC and diodes under about 5 V have a negative TC.

Conclusion

Curves showing V_Z versus I_{ZT} pulse width can be used to calculate V_Z at a pulse width other than the one used to specify V_Z . A test circuit and method is presented to obtain V_Z with a single pulse of test current to generate V_Z curves of interest.

References

- Al Pshaenich, "Double Pulsing S/H Increases System Accuracy"; Electronics, June 16, 1983.
- ON Semiconductor Zener Diode Manual, Series A, 1980.

AXIAL LEAD PACKAGES: MOUNTING STANDARD GRAYHILL CLIPS




Figure 1. DO-35 (Glass) 500 mW Device

Figure 2. DO-41 (Glass) 1 Watt Device




Figure 3. DO-41 (Plastic) 1.5 Watt Device

Figure 4. Case 17 (Plastic) 5 Watt Device

THREE MOUNTING METHODS: DO-35 AND DO-41




Figure 5. DO-35 (Glass) 500 mW Device




Figure 6. DO-41 (Glass) 1 Watt Device

MOUNTING FIXTURE




Figure 7. Standard Grayhill Clips




Figure 8. Zener Voltage Double Pulsing S/H Test Circuit

APPENDIX A

Recommended Incoming Inspection Procedures Zener Voltage Testing Pulsed versus Thermal Equilibrium

This section is primarily for use of incoming inspection groups. The subject covered is the measurement of zener voltage (V_Z) and the inherent difficulty of establishing correlation between supplier and buyer when using pulsed test techniques. This difficulty, in part, is due to the interpretation of the data taken from the variety of available testers and in some cases even from the same model types. It is therefore, our intent to define and reestablish a standardized method of measurement to achieve correlation no matter what test techniques are being used. This standardization will guarantee your acceptance of good product while maintaining reliable correlation.

DEFINITION OF TERMS

Temperature Coefficient (TC):

The temperature stability of zener voltages is sometimes expressed by means of the temperature coefficient (TC). This parameter is usually defined as the percent voltage change across the device per degree centigrade, or as a specific voltage change per degree centigrade. Temperature changes during test are due to the self heating effects caused by the dissipation of power in the zener junction. The V_Z will change due to this temperature change and will exhibit a positive or negative TC, depending on the zener voltage. Generally, devices with a zener voltage below five volts will have a negative TC and devices above five volts will exhibit a positive TC.

Thermal Equilibrium (TE)

Thermal equilibrium (TE) is reached when the diode junction temperature has stabilized and no further change will occur. In thermal equilibrium, the heat generated at the junction is removed as rapidly as it is created, hence, no further temperature changes.

MEASURING ZENER VOLTAGE

The zener voltage, being a temperature dependent parameter, needs to be controlled for valid V_Z correlation. Therefore, so that a common base of comparison can be established, a reliable measure of V_Z can only occur when all possible variables are held constant. This common base is achieved when the device under test has had sufficient time to reach thermal equilibrium (heatsinking is required to stabilize the lead or case temperature to a specified value for

stable junction temperatures). The device should also be powered from a constant current source to limit changes of power dissipated and impedance.

All of the above leads us to an understanding of why various pulse testers will give differing V_Z readings; these differences are, in part, due to the time duration of test (pulse width), duty cycle when data logging, contact resistance, tolerance, temperature, etc. To resolve all of this, one only needs a reference standard to compare their pulsed results against and then adjust their limits to reflect those differences. It should be noted that in a large percentage of applications the zener diode is used in thermal equilibrium.

ON Semiconductor guarantees all of it's axial leaded zener products (unless otherwise specified) to be within specification ninety (90) seconds after the application of power while holding the lead temperatures at $30 \pm 1^{\circ}$ C, 3/8 of an inch from the device body, any fixture that will meet that criteria will correlate. 30° C was selected over the normally specified 25° C because of its ease of maintenance (no environmental chambers required) in a normal room ambient. A few degrees variation should have negligible effect in most cases. Hence, a moderate to large heatsink in most room ambients should suffice.

Also, it is advisable to limit extraneous air movements across the device under test as this could change thermal equilibrium enough to affect correlation.

SETTING PULSED TESTER LIMITS

Pulsed test techniques do not allow a sufficient time for zener junctions to reach TE. Hence, the limits need to be set at different values to reflect the V_Z at lower junction temperatures. Since there are many varieties of test systems and possible heatsinks, the way to establish these limits is to actually measure both TE and pulsed V_Z on a serialized sample for correlation.

The following examples show typical delta changes in pulsed versus TE readings. The actual values you use for pulsed conditions will depend on your tester. Note, that there are examples for both positive and negative temperature coefficients. When setting the computer limits for a positive TC device, the largest difference is subtracted from the upper limit and the smallest difference is subtracted from the lower limit. In the negative coefficient example the largest change is added to the lower limit and the smallest change is added to the upper limit.

ON Semiconductor Zeners

• Thermal equilibrium specifications: V_Z at 10 mA, 9 V minimum, 11 V maximum: (Positive TC)

TE	Pulsed	Difference
9.53 V	9.45 V	-0.08 V
9.35 V	9.38 V	-0.07 V
9.46 V	9.83 V	-0.08 V
9.56 V	9.49 V	-0.07 V
9.50 V	9.40 V	-0.10 V

Computer test limits:

Set V_Z max. limit at 11 V - 0.10 V = 10.9 V Set V_Z min. limit at 9 V - 0.07 V = 8.93 V

Thermal equilibrium specifications:
 V_Z at 10 mA, 2.7 V minimum, 3.3 V maximum:
 (Negative TC)

TE	Pulsed	Difference
2.78 V	2.83 V	+0.05 V
2.84 V	2.91 V	+0.07 V
2.78 V	2.84 V	+0.05 V
2.86 V	2.93 V	+0.07 V
2.82 V	2.87 V	+0.05 V

Computer test limits:

Set V_Z min. limit at 2.7 V + 0.07 V = 2.77 V Set V_Z max. limit at 3.3 V + 0.05 V = 3.35 V

ON SEMICONDUCTOR MAJOR WORLDWIDE SALES OFFICES

UNITED STATES	CANADA	INTERNATIONAL (continued)
ALABAMA Huntsville 256–774–1000 CALIFORNIA Irvine 949–623–8485 San Jose 408–350–4800 Encino 818–654–9040	ONTARIO Ottawa 613–226–3491 QUEBEC St. Laurent 514–333–2125	ITALY Milan
COLORADO		MALAYSIA
Littleton	INTERNATIONAL	Penang 60-4-226-9368
FLORIDA Tampa 813–286–6181 GEORGIA Atlanta 888–793–3435 ILLINOIS Chicago 847–413–2500 INDIANA	BRAZIL Sao Paulo 55-011-3030-5244 CHINA 86 jing 86-10-8518-2323 Chengdu 86-28-678-4078 Shenzhen 86-755-209-1128	MEXICO Guadalajara
Carmel	Shanghai 86-21-6875-6677	Singapore 65–298–1768
MASSACHUSETTS Boston	CZECH REPUBLIC Roznov	SPAIN Madrid 34–91–745–6817 SWEDEN Solna 46 (0) 8–5090–4680
MINNESOTA Plymouth	Paris	TAIWAN Taipei
Raleigh	Munich	Bangkok
TEXAS Dallas	INDIA Bangalore 91–80–226–7272 x239 ISRAEL Herzelia 972 (0) 9–9609–111	N. AMERICAN TECHNICAL SUPPORT 1–800–282–9855 Toll Free

ON SEMICONDUCTOR STANDARD DOCUMENT TYPE DEFINITIONS

DATA SHEET CLASSIFICATIONS

A Data Sheet is the fundamental publication for each individual product/device, or series of products/devices, containing detailed parametric information and any other key information needed in using, designing—in or purchasing of the product(s)/device(s) it describes. Below are the three classifications of Data Sheet: Product Preview; Advance Information; and Fully Released Technical Data

PRODUCT PREVIEW

A Product Preview is a summary document for a product/device under consideration or in the early stages of development. The Product Preview exists only until an "Advance Information" document is published that replaces it. The Product Preview is often used as the first section or chapter in a corresponding reference manual. The Product Preview displays the following disclaimer at the bottom of the first page: "This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice."

ADVANCE INFORMATION

The Advance Information document is for a device that is NOT fully qualified, but is in the final stages of the release process, and for which production is eminent. While the commitment has been made to produce the device, final characterization and qualification may not be complete. The Advance Information document is replaced with the "Fully Released Technical Data" document once the device/part becomes fully qualified. The Advance Information document displays the following disclaimer at the bottom of the first page: "This document contains information on a new product. Specifications and information herein are subject to change without notice."

FULLY RELEASED TECHNICAL DATA

The Fully Released Technical Data document is for a product/device that is in full production (i.e., fully released). It replaces the Advance Information document and represents a part that is fully qualified. The Fully Released Technical Data document is virtually the same document as the Product Preview and the Advance Information document with the exception that it provides information that is unavailable for a product in the early phases of development, such as complete parametric characterization data. The Fully Released Technical Data document is also a more comprehensive document than either of its earlier incarnations. This document displays no disclaimer, and while it may be informally referred to as a "data sheet," it is not labeled as such.

DATA BOOK

A Data Book is a publication that contains primarily a collection of Data Sheets, general family and/or parametric information, Application Notes and any other information needed as reference or support material for the Data Sheets. It may also contain cross reference or selector guide information, detailed quality and reliability information, packaging and case outline information, etc.

APPLICATION NOTE

An Application Note is a document that contains real-world application information about how a specific ON Semiconductor device/product is used, or information that is pertinent to its use. It is designed to address a particular technical issue. Parts and/or software must already exist and be available.

SELECTOR GUIDE

A Selector Guide is a document published, generally at set intervals, that contains key line–item, device–specific information for particular products or families. The Selector Guide is designed to be a quick reference tool that will assist a customer in determining the availability of a particular device, along with its key parameters and available packaging options. In essence, it allows a customer to quickly "select" a device. For detailed design and parametric information, the customer would then refer to the device's Data Sheet. The *Master Components Selector Guide* (SG388/D) is a listing of **ALL** currently available ON Semiconductor devices.

REFERENCE MANUAL

A Reference Manual is a publication that contains a comprehensive system or device–specific descriptions of the structure and function (operation) of a particular part/system; used overwhelmingly to describe the functionality or application of a device, series of devices or device category. Procedural information in a Reference Manual is limited to less than 40 percent (usually much less).

HANDBOOK

A Handbook is a publication that contains a collection of information on almost any give subject which does not fall into the Reference Manual definition. The subject matter can consist of information ranging from a device specific design information, to system design, to quality and reliability information.

ADDENDUM

A documentation Addendum is a supplemental publication that contains missing information or replaces preliminary information in the primary publication it supports. Individual addendum items are published cumulatively. The Addendum is destroyed upon the next revision of the primary document.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada **Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303-308-7141 (Mon-Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support

Phone: 1-303-675-2121 (T-F 9:00am to 1:00pm Hong Kong Time)

Toll Free from Hong Kong & Singapore: 001-800-4422-3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031

Phone: 81-3-5740-2700

Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales

Representative