







CELERON/RC410MB/IXP400 BLOCK DIAGRAM






Layout note:
 COMP0 and COMP2 need to be Zo=27.4ohm traces.
 Best estimate is 18mil wide trace for outer layers and 14mil if on internal layer. See RDDP of Banias.
 Traces should be shorter than 0.5". Refer to latest CS layout

COMP1, COMP3 should be routed as Zo=55ohm traces shorter than 0.5"



Dothan FSB533			
VCC	LFM	TYP	HFM
VCC	1.14V	1.2V	1.356V
ICC	0.9A	7.59A	27A

power source
+VCORE



VCC


GND

MOBILE DOTHAN VID TABLE

VID[5..0]	Voltage	VID[5..0]	Voltage
0 0 0 0 0 0	1.708V	1 0 0 0 0 0	1.196V
0 0 0 0 0 1	1.692V	1 0 0 0 0 1	1.180V
0 0 0 0 1 0	1.676V	1 0 0 0 1 0	1.164V
0 0 0 0 1 1	1.660V	1 0 0 0 1 1	1.148V
0 0 0 1 0 0	1.644V	1 0 0 1 0 0	1.132V
0 0 0 1 0 1	1.628V	1 0 0 1 0 1	1.116V
0 0 0 1 1 0	1.612V	1 0 0 1 1 0	1.100V
0 0 0 1 1 1	1.596V	1 0 0 1 1 1	1.084V
0 0 1 0 0 0	1.580V	1 0 1 0 0 0	1.068V
0 0 1 0 0 1	1.564V	1 0 1 0 0 1	1.052V
0 0 1 0 1 0	1.548V	1 0 1 0 1 0	1.036V
0 0 1 0 1 1	1.532V	1 0 1 0 1 1	1.020V
0 0 1 1 0 0	1.516V	1 0 1 1 0 0	1.004V
0 0 1 1 0 1	1.500V	1 0 1 1 0 1	0.988V
0 0 1 1 1 0	1.484V	1 0 1 1 1 0	0.972V
0 0 1 1 1 1	1.468V	1 0 1 1 1 1	0.956V
0 1 0 0 0 0	1.452V	1 1 0 0 0 0	0.940V
0 1 0 0 0 1	1.436V	1 1 0 0 0 1	0.924V
0 1 0 0 1 0	1.420V	1 1 0 0 1 0	0.908V
0 1 0 0 1 1	1.404V	1 1 0 0 1 1	0.892V
0 1 0 1 0 0	1.388V	1 1 0 1 0 0	0.876V
0 1 0 1 0 1	1.372V	1 1 0 1 0 1	0.860V
0 1 0 1 1 0	1.356V	1 1 0 1 1 0	0.844V
0 1 0 1 1 1	1.340V	1 1 0 1 1 1	0.828V
0 1 1 0 0 0	1.324V	1 1 1 0 0 0	0.812V
0 1 1 0 0 1	1.308V	1 1 1 0 0 1	0.796V
0 1 1 0 1 0	1.292V	1 1 1 0 1 0	0.780V
0 1 1 0 1 1	1.276V	1 1 1 0 1 1	0.764V
0 1 1 1 0 0	1.260V	1 1 1 1 0 0	0.748V
0 1 1 1 0 1	1.244V	1 1 1 1 0 1	0.732V
0 1 1 1 1 0	1.228V	1 1 1 1 1 0	0.716V
0 1 1 1 1 1	1.212V	1 1 1 1 1 1	0.700V

Dothan FSB533			
VCCP	Min	Typ	Max
VCCP	0.997V	1.05V	1.102V
ICCP			2.5A



1.0V - 1.2V (+/- 5%)
SO-S1M: 2.5
A(CPU,MCH,ICH)





+VCCP (CPU) Decoupling Capacitor
(Place near CPU)


Fan Speed Control

Pin 13	Pin 14	SMB Addr
1	X	5C **
0	1	5A
0	0	58




CPU Vcore Decoupling Capacitor












RC410MB A12 P/N:02-110010610

ASUS		Title : RC410MB AGTL+ I/F(1)	
<OrgName>		Engineer: <OrgAddr1>	
Size	Project Name		Rev
Custom	A6R		2.0
Date: Thursday, August 04, 2005		Sheet	5 of 50













FSB	STRP_CPU_FREQ2	STRP_CPU_FREQ1	STRP_CPU_FREQ0
100MHZ	1	0	1
133MHZ	0	0	1




STRP_CPU_VOLTAGE: CPU VCC
0: MOBILE CPU
1: DESKTOP CPU
DEFAULT:0

SW8
ON: CPU_F_SEL=0 FSB100MHz VCCA_PROC=1.8V
OFF: CPU_F_SEL=1 FSB133MHz VCCA_PROC=1.5V




Super I/O




Pin 33 pull down -> I/O Address 02E Hex



Keep From Leakage Current




SIR




PRINT PORT










R754 mount for A33

ASUS Title: SB400 ALINK/PCI/PC1 (1)
 Engineer: <OrgAddr1>
 Size: Project Name
 Custom: **A6R**
 Date: Thursday, August 04, 2005 Sheet 12 of 50






1.1



REQUIRED STRAPS



	AUTO_ON#	AC_SDOUT	RTC_CLK	SPDIF_OUT	CLK_LANPCI	CLK_SIOPCI	CLK_KBCPCI	CLK_FWHPCI	CLK_DBPCI	PCI_CLK7	PCI_CLK8
PULL HIGH	MANUAL PWR ON	USE DEBUG STRAPS	INTERNAL RTC	SIO 24MHz			USB PHY PWRDOWN DISABLE	USE USB PLL		CPU I/F = K8	ROM TYPE H,H = PCI ROM
PULL LOW	AUTO PWR ON	IGNORE DEBUG STRAPS	EXTERNAL RTC (NOT SUPPORTED W/ IT8712)	SIO 48MHz	SEE NOTE1		USB PHY PWRDOWN ENABLE	BYPASS USB PLL		CPU I/F = P4	H,L = LPC ROM I DEFAULT LPC Address Mapped below 1M L,H = LPC ROM II LPC Address Mapped to top 4G L,L = FWH ROM

NOTE



1. USB CLK STRAPPING CHANGE






	A21,A22,A23	A31 AND NEWER
10K PULL UP	OSC/CLOCK BUFFER	CRYSTAL PAD
10K PULL DOWN	CRYSTAL PAD	OSC/CLOCK BUFFER



2. 14MHz CLOCK TYPE STRAPPING

	A11-A31	A32 AND ABOVE
	14MHz CLOCK PAD IS CRYSTAL PAD	PCIE COMMON MODE SETTING
10K PULL UP	CLOCK INPUT BUFFER	PCIE CM_SET LOW
10K PULL DOWN	CRYSTAL PAD	PCIE CM_SET HIGH

PLACE termination close to source IC









LCD Power

3V-3.6V
Full Active: 410 mA(Max. 500 mA)





LCD LVDS Interface



INVERTER Interface






BIOS BACK_OFF#: When user pushes "Fn+F7" button, BIOS activate this pin to turn off back light.






USB PORT 4 for USB CAMERA




Pin 19 : Add a USB 2.0 Shielding GND cable to USB module.

A6V doesn't support USB WLAN function!





PLACE ESD Diodes near VGA port















EAPD default is low




AD1986AJCP V0.2 P/N:02G390000421




P54,P55,P43,P50 are wake-up event inputs when KBC in standby mode



LPC ROM






PLCC32 Socket Part Number :
 12-043000321
 SST FWH/LPC Part Number :
 05-001017122(機)










2.0


1->-6 V/V
0->NORMAL




Default : H
Jack In : L














L_TDP ,L_TDN termination resistors should be near chip








L_RDP ,L_RDN termination resistors should be near transformer-U32




ISOLATEB
12,23,27,30 PCI_INTE#
12,23,27,30 PCI_RST#
12,16 CLK_LANPCI
CLK_LANPCI
C86 10PF c0402













































LAN PORT

MDC






VCC_3V POWER :
PME#, SPKRROUT, RI_OUT#
HWSUSP#, GBRST#, IRQn
CCD1#, CCD2#, VS1#, VS2#
TEST, VCC5EN#, VCC3EN#
VPPEN0, VPPEN1, SD/MS I/F

VCCPCI POWER :
PCI BUS

VCC_SLOT POWER :
CARD_BUS,
CAUDIO, CSTSCHG



RICOH R5C841 :



INT A#-> CARDBUS
INT B#-> 1394
INT C#-> CARD READER

MDIO00--> SD Card Detect
MDIO01--> MS Card Detect
MDIO02--> XD Card Enable
MDIO03--> SD Write Protect /XD Card Ready/Busy#
MDIO04--> SD/MS Clock /XD Card Power/0 Control
MDIO05--> XD Card Write Protect
MDIO06--> SD/MSXD LED
MDIO07--> SD/MS External Clock
MDIO08--> SD Command/MS Bus State /XD Card Write Enable
MDIO09--> SD/MS Clock /XD Card Read Enable
MDIO10--> SD/MS/XD Data 0
MDIO11--> SD/MS/XD Data 1
MDIO12--> SD/MS/XD Data 2
MDIO13--> SD/MS/XD Data 3
MDIO14--> XD Data 4
MDIO15--> XD Data 5
MDIO16--> XD Data 6
MDIO17--> XD Data 7
MDIO18--> XD Card Command Latch
MDIO19--> XD Card Address Latch






GBRST# POWER SEQ
+3V ==> (GBRST#/CB_HWSUSP#) ==> PCIRST#

H/W SUSPEND# POWER SEQ :
SUSPEND# : CB_HWSUSP# LO=> PCIRST# LO=> +3VS OFF
RESUME : +3VS ON => PCIRST# HI=> CB_HWSUSP# HI


UDIO03 H : Enable SD
UDIO04 H : Enable MS
VPPEN0 H : Enable XD






- CINT#/IREQ# TPC28t 1 T175
- CSERR#/WAIT# TPC28t 1 T166
- CREQ#/INPACK# TPC28t 1 T159
- AUDIO/SPKR_IN#/BVD2 TPC28t 1 T160
- CSTOP#/A20 TPC28t 1 T178
- CDEVSEL#/A21 TPC28t 1 T176
- CTRDY#/A22 TPC28t 1 T168
- CIRDY#/A15 TPC28t 1 T169
- CSTSCHG#/STSGH#/BVD1 TPC28t 1 T157
- CBLOCK#/A13 TPC28t 1 T171
- CPERR#/A14 TPC28t 1 T179
- CCLKRUN#/IOIS16# TPC28t 1 T144








PCMCIA










HD_CSEL : Pull-Down, HDD as Master






HDD

CD-ROM










USB





1.1

FUNCTION KEY





Uses 5-pin switch to improve ESD margin.






802_LED












CHG_LED








EMAIL_LED


POWER_LED







FOR TURN OFF THE VSUS POWER PLANE @ S4/S5 STATUS WHEN BATTERY ONLY






Ton=OPEN,
Frequency=300KHz
Ton=REF,
Frequency=450KHz














(9A)


(6A)



ASUS Title : 1.05VA & +0.9VS
 <OrgName> Engineer: <OrgAddr1>
 Size Project Name Rev
 B A6R 2.0
 Date: Thursday, August 04, 2005 Sheet 42 of 50



ASUS Title: PIC/BAT CON/PWOK
 Engineer: <OrgAddr1>
 Size: Project Name
 Custom: **A6R** Rev: 2.0
 Date: Thursday, August 04, 2005 Sheet: 43 of 50



LDO : 5.4V
REF : 4.2235V

AC_IN Threshold $2.048V_{max} A/D_DOCK_IN > 17.446V$ active
 Adapter lin(max) = $[0.075V/Rsense(ADin)] * [VCLS/VREF]$
 $Rsense(ADin) = 0.02\text{ ohm}$
 $VCLS = 3.685V$
 $\Rightarrow \text{lin(max)} = 3.27A$
 $\Rightarrow \text{Constant Power} = 19 * 3.27 = 62.13W$
 $\Rightarrow R541 = 20K, R546 = 137K$

Adapter lin(max) = $[0.075V/Rsense(ADin)] * [VCLS/VREF]$
 $VCLS = 2.865V$
 $\Rightarrow \text{lin(max)} = 2.544A$
 $\Rightarrow \text{Constant Power} = 19 * 2.44 = 48.336W$
 $\Rightarrow R541 = 20K, R546 = 42.2K$


Charge Current $I_{chg} = [0.075V/Rsense(CHG)] * [VICTL/3.6V]$
 $Rsense(CHG) = 0.025\text{ ohm}$
 $VICTL = 3V \Rightarrow I_{chg} = 2.5A$
 $VICTL = 1.68V \Rightarrow I_{chg} = 1.4A$





$V_{batt} = \text{Cell} * (V_{ref} + (VCTL - 1.8V) / 9.52)$
 $VCTL = 1.588V$
 $\Rightarrow V_{batt} = 4.2V$


Mode pin : $V_{mode} > 2.8V$ (tie to LDO pin) \rightarrow 4 Cells
 $2.0 > V_{mode} > 1.6V$ (floating) \rightarrow 3 Cells
 $0.8 > V_{mode}$ (tie to GND) \rightarrow Learning mode

$VICTL < 0.8V$ or $DCIN < 7V \rightarrow$ Charger Disable

ASUS		Title : CHARGE	
		Engineer: <OrgAddr1>	
Size	Project Name	Rev	
Custom	A6R	2.0	
Date: Thursday, August 04, 2005	Sheet 44	of 50	







PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 LAN	AD16	0	E
CARD READER	AD17	1	C
CARDBUS	AD17	1	A
1394	AD17	1	B
MINIPCI (802.11a/b/g)	AD19	3	G,H

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	0101110x (5C)
PIC	1001001x (92)


SB400 GPIO TABLE

GPIO	TYPE	POWER DOMAIN	FUNCTION
GPIO 0	I/OD	S0	
GPIO 1	I/O	S0	
GPIO 2	I/O	S0	SB_SPKR
GPIO 3	I/O	S0	FWH_WP#
GPIO 4	I/O	S0	PCB_ID0
GPIO 5	I/O	S0	PCB_ID1
GPIO 6	I/OD	S0	PCB_ID2
GPIO 7	I/O	S0	VRM_PWRGD
GPIO 8	I/O	S0	CB_SD#
GPIO 9	I/O	S0	BACK_OFF#
GPIO 10	I/O	S5	SB_PM_THERM#
GPIO 11	I/O	S0	802_LED_EN
GPIO 12	I/O	S0	WLAN_ON#
GPIO 13	I/O	S0	
GPIO 14	I/O	S0	PCI_GNT#5
GPIO 31	I/O	S0	
GPIO 32	I/O	S0	PCI_GNT#6
GPIO 33	I/O	S0	PCI_INTE#
GPIO 34	I/O	S0	PCI_INTF#
GPIO 35	I/O	S0	PCI_INTG#
GPIO 36	I/O	S0	PCI_INTH#
GPM 0	I	S5	
GPM 1	I	S5	
GPM 2	I/O	S5	
GPM 3	I	S5	
GPM 4	I	S5	
GPM 5	I	S5	
GPM 6	I/OD	S5	PWRLED_1HZ
GPM 7	I	S5	SYS_RESET#
GEVENT 0	I	S5	
GEVENT 1	I	S0	
GEVENT 2	I	S5	THRMTRIP#
GEVENT 3	I	S5	LPC_PME#
GEVENT 4	I	S5	PCI_PME#
GEVENT 5	I	S5	H_PROCHOT#
GEVENT 6	I	S5	
GEVENT 7	I	S5	
GEVENT 8			KB_SCI
EXTEVENT#0			EXT_SMI#
EXTEVENT#1			SIO_SMI#

KBC GPIO	W1V	Note
P23(Pin 35)	CHG_FULL_OC	
P22(Pin 36)	BAT_LEARN	
P21(Pin 37)	LID_EC#	
P20(Pin 38)	KBCRSM	
P42(Pin 23)		
P43(Pin 22)	OP_SD#	
P44(Pin 21)	KB_CPURST	
P45(Pin 20)	KB_GATEA20	
P46(Pin 19)	KBCSCI#	
P47(Pin 18)	PM_CLKRUN#	
P50(Pin 17)	BAT_LLOW#_OC	
P51(Pin 16)	KID0	
P52(Pin 15)	KID1	
P53(Pin 14)	CLR_DJ#	
P54(Pin 13)	BAT_SEL#	
P55(Pin 12)	BAT1_IN#_OC	
P56(Pin 11)		
P57(Pin 10)	INV_DA	
P67(Pin 74)	DJ_LED#	
P66(Pin 75)	SWDJ_EN#	
P65(Pin 76)	GAIN_AMP_K#	0->6 V/V 1->NORMAL
P64(Pin 77)	ACIN_OC	
P63(Pin 78)	DISTP#	
P62(Pin 79)	MARATHON#	
P61(Pin 80)	INTERNET#	
P60(Pin 1)	EMAIL#	
P75(Pin 4)	KB_CLK	
P74(Pin 5)	MS_CLK	
P73(Pin 6)	TPAD_CLK	
P72(Pin 7)	KB_DAT	
P71(Pin 8)	MS_DAT	
P70(Pin 9)	TPAD_DAT	
P77(Pin 2)	SMC_BAT	
P76(Pin 3)	SMD_BAT	
P27(Pin 31)	SCROLL_LED#	
P26(Pin 32)	NUM_LED#	
P25(Pin 33)	CAP_LED#	
P24(Pin 34)	SET_PLTRSTNS#	
P40(Pin 27)	EXT_SMI	
P41(Pin 26)	EMAIL_LED#	

Rev	Date	Description
1.0	05/03/01	1. Initial release.

Rev	Date	Description



Power On Sequence
 1 → 12