


May 1992

N-Channel Power MOSFETs
Avalanche Energy Rated*
Features

- 12A and 14A, 80V - 100V
- $r_{DS(on)} = 0.16\Omega$ and 0.23Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


Package

Description

The IRF530, IRF531, IRF532, and IRF533 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF530R, IRF531R, IRF532R and IRF533R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRF types are supplied in the JEDEC TO-220AB plastic package.

Terminal Diagram

N-CHANNEL ENHANCEMENT MODE


Absolute Maximum Ratings ($T_C = +25^\circ C$), Unless Otherwise Specified


	IRF530 IRF530R	IRF531 IRF531R	IRF532 IRF532R	IRF533 IRF533R	UNITS
Drain-Source Voltage (1)	V_{DS}	100	80	100	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	100	80	100	V
Continuous Drain Current					
$T_C = +25^\circ C$	I_D	14	14	12	A
$T_C = +100^\circ C$	I_D	10	10	8.3	A
Pulsed Drain Current (3)	I_{DM}	56	56	48	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ C$	P_D	79	79	79	W
Linear Derating Factor		0.53	0.53	0.53	W/ $^\circ C$
Inductive Current, Clamped	(See Figure 14, $L = 100\mu H$)	I_{LM}	56	48	A
Single Pulse Avalanche Energy Rating (4)	E_{AS}^*	69	69	69	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +175	-55 to +175	-55 to +175	$^\circ C$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L	300	300	300	$^\circ C$
(0.063" (1.6mm) from case for 10s)					

NOTES:

1. $T_J = +25^\circ C$ to $+150^\circ C$.
2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
3. Repetitive rating: Pulse width limited by maximum junction temperature.
See Transient Thermal Impedance Curve (Figure 5).
4. $V_{DD} = 25V$, starting $T_J = +25^\circ C$, $L = 530\mu H$, $R_{GS} = 25\Omega$, $I_{PEAK} = 14A$. See Figure 15.

*R Suffix Types Only

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF530/532, IRF530R/532R IRF531/533, IRF531R/533R	V_{BDSS}	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	100	-	-	V	
			80	-	-	V	
Gate Threshold Voltage	$V_{GS(\text{TH})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = 20\text{V}$	-	-	500	nA	
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = -20\text{V}$	-	-	-500	nA	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	250	μA	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_J = +125^\circ\text{C}$	-	-	1000	μA	
On-State Drain Current (Note 2) IRF530/531, IRF530R/531R IRF532/533, IRF532R/533R	$I_{D(\text{ON})}$	$V_{DS} > I_{D(\text{ON})} \times r_{DS(\text{ON})} \text{ Max}, V_{GS} = 10\text{V}$	14	-	-	A	
			12	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF530/531, IRF530R/531R IRF532/533, IRF532R/533R	$r_{DS(\text{ON})}$	$V_{GS} = 10\text{V}, I_D = 8.3\text{A}$	-	0.14	0.16	Ω	
			-	0.20	0.23	Ω	
Forward Transconductance (Note 2)	g_{ts}	$V_{DS} \geq 50\text{V}, I_D = 8.3\text{A}$	5.1	7.6	-	S(0)	
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$ See Figure 10	-	600	-	pF	
Output Capacitance	C_{OSS}		-	250	-	pF	
Reverse Transfer Capacitance	C_{RSS}		-	50	-	pF	
Turn-On Delay Time	$t_{d(\text{ON})}$	$V_{DD} = 50\text{V}, I_D \approx 14\text{A}, R_G = 12\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	12	15	ns	
Rise Time	t_r		-	35	51	ns	
Turn-Off Delay Time	$t_{d(\text{OFF})}$		-	25	35	ns	
Fall Time	t_f		-	25	36	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g		-	18	26	nC	
Gate-Source Charge	Q_{gs}	$V_{GS} = 10\text{V}, I_D = 14\text{A}, V_{DS} = 0.8\text{V}$ Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	4	-	nC	
Gate-Drain ("Miller") Charge	Q_{gd}		-	7	-	nC	
Internal Drain Inductance	L_D	Measured from the contact screw on tab to center of die	Modified MOSFET symbol showing the internal device inductances.	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die		-	4.5	-	nH
Internal Source Inductance	L_S	Measured from the source lead, 6mm (0.25in.) from header and source bonding pad.		-	7.5	-	nH
Junction-to-Case	R_{0JC}		-	-	1.9	$^\circ\text{C/W}$	
Case-to-Sink	R_{0CS}	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$	
Junction-to-Ambient	R_{0JA}	Free air operation	-	-	80	$^\circ\text{C/W}$	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	14	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}		-	-	56	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_J = +25^\circ\text{C}, I_S = 14\text{A}, V_{GS} = 0\text{V}$	-	-	2.5	V
Reverse Recovery Time	t_{rr}	$T_J = +25^\circ\text{C}, I_F = 14\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	5.5	120	250	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +25^\circ\text{C}, I_F = 14\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	0.26	0.6	1.3	μC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 25\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 350\mu\text{H}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 14\text{A}$ (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRIVE DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT