


A3A CONTEXT

- 01_BLOCK DIAGRAM
- 02_REVISION LIST
- 03_DOYHAN CPU(1)
- 04_DOTHAN CPU(2)
- 05_THERMAL SENSOR,FAN
- 06_ALVISO GMCH(1)
- 07_ALVISO PCIE(2)
- 08_ALVISO DDR SLOT(3)
- 09_ALVISO POWER(4)
- 10_ALVISO GND(5)
- 11_GMCH STRAPPING/LVDS TRANS
- 12_ICH6M SATA,LPC,IDE(1)
- 13_ICH6M USB,PCI/E,PMIO(2)
- 14_ICH6M PWR,GND(3)
- 15_CRT&TV OUT CONN
- 16_LVDS&INVERTER(CAMERA,WLAN)
- 17_DDR SODIMM
- 18_DDR DATA TERMINATION
- 19_DDR ADDRESS TERMINATION
- 20_CLOCK GEN ICS954213
- 21_KBC M38857
- 22_FWH,SIO,SIR
- 23_AZALIA ALC880
- 24_AMPLIFIER 2 CHANNEL
- 25_MIC,LINE-IN JACK
- 26_MINI-PCI
- 27_LAN RTL8100CL
- 28_RJ11/45,MDC,PRN
- 29_PCI CARDBUS R5C841
- 30_PCI PCMCIA SOCKET A
- 31_PCI IEEE1394A,3IN1 CON
- 32_HDD CONNECTOR
- 33_Q/SW,CD-ROM CONNECTOR
- 34_USB CONNECTOR
- 35_DJ BOARD/SW/TP
- 36_STARTUP CIRCUIT(1)
- 37_STARTUP CIRCUIT(2)
- 38_VCORE
- 39_SYSTEM(3V,5V)
- 40_2.5V,1.5V,1.8V,1.05V
- 41_VCCA,DDR(1.25VS)
- 42_PIC/BAT CONN/PWOK/THERM PT
- 43_CHARGE
- 44_BATLOW/SD#
- 45_LOAD SWITCH
- 46_POWER ON SEQUENCE
- 47_POWER FLOW CHART
- 48_SYSTEM RESOURCE
- 49_HISTORY



REVISION LIST

R1.0 2005/01/10

POWER INTERFACE

SIGNALS TYPE POWER

| | | |
|----------------|-----|------------|
| PM_PSI# | O | +VCCP |
| VR_VID[5:0] | O | +VCCP |
| VRON | O | +3.3V |
| PM_DPRSLPVR | O | +3.3V |
| CPU_STP# | O | +3.3V |
| RST_BTN# | O | +3.3V |
| CLK_EN# | I | +3.3V |
| DELAY_VR_PWRGD | I | +3.3V |
| OTP_RESET# | I | +3.3V |
| SHUT_DOWN# | I | +3.3V |
| BAT_LEARN | I | +3.3V |
| BAT_LLOW#_OC | I | +3.3V |
| BAT_IN#_OC | I | +3.3V |
| CHG_EN# | I | +3.3V |
| CHG_FULL_OC | I | +3.3V |
| CHG_LED_UP | I | +3.3V |
| SMCLK_BAT1 | IO | +3.3V |
| SMDATA_BAT1 | IO | +3.3V |
| SUSB# | O | +3.3V |
| SUSC# | O | +3.3V |
| 1.8V_PWRGD | I | +3.3V |
| 1.5VS_PWRGD | I | +3.3V |
| VSUS_ON | O | +3.3V |
| ACIN_OC | I | +3.3V |
| ACIN# | I | AC_BAT_SYS |
| +3VA | PWR | +3.3V |
| +5VA | PWR | +5V |
| +5VLCM | PWR | +5VLCM |
| A/D_DOCK_IN | PWR | DC |
| AC_BAT_SYS | PWR | DC |

POWER PLANE

| POWER | VOLTAGE | CURRENT |
|---------------------|-----------------|-------------------|
| +VCORE | 0.7 - 1.77V | 27A |
| +VCCP | 1.05 - 1.2V | 3.95A |
| +VCC_GMCH | 1.05V | 4.12A |
| +0.9VS | 1.25V | 0.85A |
| +1.5VS | 1.5V | 4.33A |
| +1.5V | 1.5V | 300 mA |
| +1.5VSUS | 1.5V | 270 mA |
| +2.5V | 2.5V | 6.68A |
| +2.5VS | 2.5V | 0.3 A |
| +3VS | 3.3V | 1.732A |
| +3V | 3.3V | 1.515A |
| +3VSUS | 3.3V | 540 mA |
| +5VS | 5V | 4.1A |
| +5V | 5V | 0.5A |
| +5VSUS | 5V | 0.5A |
| +12V | 12V | 0.25A |
| +12VS | 12V | 0.25A |

IMPEDENCE

Single-Ended

27.4 OHM WIDTH
TOP/BOT 18 mils

37.5 OHM WIDTH
TOP/BOT 11 mils
IN1/IN2 9.5 mils

50 OHM WIDTH
TOP/BOT 6 mils
IN1/IN2 5 mils

55 OHM WIDTH
TOP/BOT 5.5 mils
IN1/IN2 4.5 mils

75 OHM WIDTH
TOP/BOT 4 mils
IN1/IN3 3.5 mils

Differential

85 OHM WIDTH/SPACE
TOP/BOT 5.5 mils/ 4 mils
IN1/IN2 4.5 mils/ 4 mils

90 OHM WIDTH/SPACE
TOP/BOT 5.5 mils/ 5 mils
IN1/IN2 4.5 mils/ 5 mils

100 OHM WIDTH/SPACE
TOP/BOT 6 mils/ 11 mils
IN1/IN2 5 mils/ 12 mils

110 OHM WIDTH/SPACE
TOP/BOT 5 mils/ 13 mils
IN1/IN2 4 mils/ 12 mils

PCI INTERFACE

PCI_REQ#

MINIPCI **PCI_REQ#3**
10/100 **PCI_REQ#2**
CB&1394 **PCI_REQ#1**

IDSEL

MINIPCI **PCI_AD19**
10/100 **PCI_AD16**
CB&1394 **PCI_AD17**

PCB STACK-UP

PCB THICKNESS: 1.6 mm

- L1 TOP
- L2 GND
- L3 IN1
- L4 IN2
- L5 GND
- L6 BOT

PAGE 38

SIGNAL IN: VR_VID[0..5]
PM_DPRSLPVR
STP_CPU#
PM_PSI#
CPU_VRON
MCH_OK

OUT: DELAY_VR_PWRGD
CLK_PWR_GD#

POWER IN: AC_BAT_SYS
~~+5VO~~
~~+3VO~~

OUT: +VCORE

PAGE 39

SIGNAL IN: ~~SUSC#_PWR~~
VSUS_ON

POWER IN: AC_BAT_SYS

OUT: +12VO
+3VO
+5VO

PAGE 40

SIGNAL IN: SUSB#_PWR
SUSC#_PWR
CPU_VRON

POWER IN: AC_BAT_SYS
+5VO

OUT: +1.8V
+1.5VS
+2.5VS
+VCC_GMCH_CORE
+5VALWAYS
+3VALWAYS
+VCCP


PAGE 41

SIGNAL IN: SUSB#_PWR

POWER IN: +3V
+1.8V

OUT: +0.9VS

| | | | |
|---|--------------|-----------------------------------|---------------|
|  | | Title : REVISION LIST | |
| ASUSTeK COMPUTER INC | | Engineer: Quan-Tai Lin | |
| Size | Project Name | Date: Wednesday, January 26, 2005 | Sheet 2 of 50 |
| Custom | A3E | Rev | 1.0 |




Layout note:
COMP0 and COMP2 need to be Zo=27.4ohm traces.
Best estimate is 18mil wide trace for outer layers and 14mil if on internal layer. See RDDP of Banias.
Traces should be shorter than 0.5". Refer to latest CS layout


COMP1, COMP3 should be routed as Zo=55ohm traces shorter than 0.5"

Dothan FSB533


| | Min | Typ | Max |
|------|--------|------|--------|
| VCCA | 1.425V | 1.5V | 1.575V |
| | Min | Typ | Max |
| ICCA | | | 120mA |



| B-STEP | | | |
|--------|-----|-------|-------|
| Bclk | FSB | BSEL1 | BSEL0 |
| 100 | 400 | 0 | 1 |
| 133 | 533 | 0 | 0 |




| | | | |
|--------------------------------------|----------------------------|-------------------------------|----------|
| ASUS | | Title : DOTHAN CPU (1) | |
| ASUSTek COMPUTER INC | | Engineer: Quan-Tai Lin | |
| Size Custom | Project Name A3E | Sheet 3 | of 50 |
| Date: Wednesday, January 26, 2005 | Rev 1.0 | | |




| Dothan FSB533 | | | |
|---------------|-------|--------|--|
| LFM | TYP | HFM | |
| VCC 1.14V | 1.2V | 1.356V | |
| ICC C4 | C3 | C0 | |
| ICC 0.9A | 7.59A | 27A | |

1.0V - 1.2V(+/- 5%)
S0-S1M: 2.5
A(CPU,MCH,ICH)

| Dothan FSB533 | | | |
|---------------|-------|--------|--|
| Min | Typ | Max | |
| VCCP 0.997V | 1.05V | 1.102V | |
| Min | | Typ | |
| ICC | | 2.5A | |



+VCCP (CPU) Decoupling Capacitor
(Place near CPU)



MOBILE DOTHAN VID TABLE

| VID[5..0] | Voltage | VID[5..0] | Voltage |
|-----------|---------|-----------|---------|
| 000000 | 1.708V | 100000 | 1.196V |
| 000001 | 1.692V | 100001 | 1.180V |
| 000010 | 1.676V | 100010 | 1.164V |
| 000011 | 1.660V | 100011 | 1.148V |
| 000100 | 1.644V | 100100 | 1.132V |
| 000101 | 1.628V | 100101 | 1.116V |
| 000110 | 1.612V | 100110 | 1.100V |
| 000111 | 1.596V | 100111 | 1.084V |
| 001000 | 1.580V | 101000 | 1.068V |
| 001001 | 1.564V | 101001 | 1.052V |
| 001010 | 1.548V | 101010 | 1.036V |
| 001011 | 1.532V | 101011 | 1.020V |
| 001100 | 1.516V | 101100 | 1.004V |
| 001101 | 1.500V | 101101 | 0.988V |
| 001110 | 1.484V | 101110 | 0.972V |
| 001111 | 1.468V | 101111 | 0.956V |
| 010000 | 1.452V | 110000 | 0.940V |
| 010001 | 1.436V | 110001 | 0.924V |
| 010010 | 1.420V | 110010 | 0.908V |
| 010011 | 1.404V | 110011 | 0.892V |
| 010100 | 1.388V | 110100 | 0.876V |
| 010101 | 1.372V | 110101 | 0.860V |
| 010110 | 1.356V | 110110 | 0.844V |
| 010111 | 1.340V | 110111 | 0.828V |
| 011000 | 1.324V | 111000 | 0.812V |
| 011001 | 1.308V | 111001 | 0.796V |
| 011010 | 1.292V | 111010 | 0.780V |
| 011011 | 1.276V | 111011 | 0.764V |
| 011100 | 1.260V | 111100 | 0.748V |
| 011101 | 1.244V | 111101 | 0.732V |
| 011110 | 1.228V | 111110 | 0.716V |
| 011111 | 1.212V | 111111 | 0.700V |

ASUS Title : **DOTHAN CPU (2)**
 ASUSTek COMPUTER INC Engineer: **Quan-Tai Lin**
 Size Project Name
 Custom **A3E** Rev 1.0
 Date: Wednesday, January 26, 2005 Sheet 4 of 50

Fan Speed Control


When fan speed is very slow, after RC integrator the level of FANSP1 will be very low that may make south bridge do the wrong detection.

CPU FAN

KBC will issue a analog (a voltage level) signal.


SW: FAN_DA1 must be low during S3

Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy.




P/N change to 06-010112010 for cost down

- CPU FAN will be forced on:
- 1) Thermal Sensor Over-temperature
 - 2) PROCHOT asserted(CPU)
 - 3) WATCHDOG asserted(KBC)



CPU VCORE Decoupling Capacitor




Mid Frequency Decoupling (Place around Processor)


High Frequency Decoupling (Place underneath Processor) using 10uF/6.3V X5R

+VCORE Bulk Decoupling


U6 output maximum will be 10.5V (VCC-1.5V) which will damage south bridge. Add a MOS to transfer it to +3V level.



Route H_THERMDA and H_THERMDC on the same layer



Avoid BPSB,Power









| Pin 13 | Pin 14 | SMB Addr |
|--------|--------|----------|
| 1 | X | 5C ** |
| 0 | 1 | 5A |
| 0 | 0 | 58 |

Four 200 uF are located in IMVP4

ASUS Title : THER-SENSOR,FAN
 ASUSTek COMPUTER INC Engineer: Quan-Tai Lin
 Size Project Name
 Custom A3E Rev 1.0
 Date: Wednesday, January 26, 2005 Sheet 5 of 50

In OrCAD circuit,ALVISO PM P/N :02-010002600
 But we have to use ALVISO GM P/N : 02-010002610 in BOM list



3 H_D#[0..63]

U36D

| | | |
|--------|----|-------|
| H D#0 | E4 | HD0# |
| H D#1 | E1 | HD1# |
| H D#2 | F4 | HD2# |
| H D#3 | H7 | HD3# |
| H D#4 | E2 | HD4# |
| H D#5 | F1 | HD5# |
| H D#6 | E3 | HD6# |
| H D#7 | D3 | HD7# |
| H D#8 | K7 | HD8# |
| H D#9 | F2 | HD9# |
| H D#10 | J7 | HD10# |
| H D#11 | J8 | HD11# |
| H D#12 | H6 | HD12# |
| H D#13 | F3 | HD13# |
| H D#14 | K8 | HD14# |
| H D#15 | K8 | HD15# |
| H D#16 | H1 | HD16# |
| H D#17 | H2 | HD17# |
| H D#18 | K5 | HD18# |
| H D#19 | K6 | HD19# |
| H D#20 | J4 | HD20# |
| H D#21 | G3 | HD21# |
| H D#22 | H3 | HD22# |
| H D#23 | J1 | HD23# |
| H D#24 | L5 | HD24# |
| H D#25 | K4 | HD25# |
| H D#26 | J5 | HD26# |
| H D#27 | P7 | HD27# |
| H D#28 | L7 | HD28# |
| H D#29 | J3 | HD29# |
| H D#30 | P5 | HD30# |
| H D#31 | L3 | HD31# |
| H D#32 | U7 | HD32# |
| H D#33 | V6 | HD33# |
| H D#34 | R6 | HD34# |
| H D#35 | P3 | HD35# |
| H D#36 | T8 | HD36# |
| H D#37 | R7 | HD37# |
| H D#38 | R8 | HD38# |
| H D#39 | U8 | HD39# |
| H D#40 | R4 | HD40# |
| H D#41 | T4 | HD41# |
| H D#42 | T5 | HD42# |
| H D#43 | T5 | HD43# |
| H D#44 | R1 | HD44# |
| H D#45 | T3 | HD45# |
| H D#46 | V8 | HD46# |
| H D#47 | U6 | HD47# |
| H D#48 | W6 | HD48# |
| H D#49 | U3 | HD49# |
| H D#50 | V5 | HD50# |
| H D#51 | W8 | HD51# |
| H D#52 | W7 | HD52# |
| H D#53 | U2 | HD53# |
| H D#54 | U1 | HD54# |
| H D#55 | V5 | HD55# |
| H D#56 | V2 | HD56# |
| H D#57 | V4 | HD57# |
| H D#58 | Y7 | HD58# |
| H D#59 | W1 | HD59# |
| H D#60 | Y3 | HD60# |
| H D#61 | Y6 | HD61# |
| H D#62 | Y6 | HD62# |
| H D#63 | W2 | HD63# |


HOST

| | | |
|-------|-----|--------|
| HA3# | G9 | H A#3 |
| HA4# | C9 | H A#4 |
| HA5# | E9 | H A#5 |
| HA6# | B7 | H A#6 |
| HA7# | A10 | H A#7 |
| HA8# | F9 | H A#8 |
| HA9# | D8 | H A#9 |
| HA10# | B10 | H A#10 |
| HA11# | E10 | H A#11 |
| HA12# | D9 | H A#12 |
| HA13# | E11 | H A#13 |
| HA14# | F10 | H A#14 |
| HA15# | G11 | H A#15 |
| HA16# | C10 | H A#16 |
| HA17# | G13 | H A#17 |
| HA18# | C10 | H A#18 |
| HA19# | C11 | H A#19 |
| HA20# | D11 | H A#20 |
| HA21# | C12 | H A#21 |
| HA22# | B13 | H A#22 |
| HA23# | A12 | H A#23 |
| HA24# | F12 | H A#24 |
| HA25# | G12 | H A#25 |
| HA26# | E12 | H A#26 |
| HA27# | C13 | H A#27 |
| HA28# | B11 | H A#28 |
| HA29# | D13 | H A#29 |
| HA30# | A13 | H A#30 |
| HA31# | F13 | H A#31 |

| | | | |
|-----------|-----|-----------|---|
| H ADS# | F8 | H ADS# | 3 |
| H ADSTB#0 | B9 | H ADSTB#0 | 3 |
| H ADSTB#1 | E13 | H ADSTB#1 | 3 |
| HVREF | J11 | H VREF | 3 |
| H BNR# | A5 | H BNR# | 3 |
| H BPR# | D6 | H BPR# | 3 |
| H BREQ#0 | E7 | H BREQ#0 | 3 |
| H CPURST# | H10 | H CPURST# | 3 |








| | | | |
|---------------|-----|---------------|----|
| CLK_MCH_BCLK# | AB1 | CLK_MCH_BCLK# | 20 |
| CLK_MCH_BCLK | AB2 | CLK_MCH_BCLK | 20 |

| | | | |
|-------------|-----|-------------|------|
| H_DBSY# | C6 | H_DBSY# | 3 |
| H_DEFER# | E6 | H_DEFER# | 3 |
| H_DINV#0 | H8 | H_DINV#0 | 3 |
| H_DINV#1 | K3 | H_DINV#1 | 3 |
| H_DINV#2 | T7 | H_DINV#2 | 3 |
| H_DINV#3 | U5 | H_DINV#3 | 3 |
| H_DPWR# | G6 | H_DPWR# | 3 |
| H_DRDY# | F7 | H_DRDY# | 3 |
| H_DSTBN#0 | G4 | H_DSTBN#0 | 3 |
| H_DSTBN#1 | K1 | H_DSTBN#1 | 3 |
| H_DSTBN#2 | R3 | H_DSTBN#2 | 3 |
| H_DSTBN#3 | V3 | H_DSTBN#3 | 3 |
| H_DSTBP#0 | D6 | H_DSTBP#0 | 3 |
| H_DSTBP#1 | K2 | H_DSTBP#1 | 3 |
| H_DSTBP#2 | R2 | H_DSTBP#2 | 3 |
| H_DSTBP#3 | W4 | H_DSTBP#3 | 3 |
| TP_H_EDRDY# | F6 | TP_H_EDRDY# | 3 |
| H_HIT# | D4 | H_HIT# | 3 |
| H_HITM# | D6 | H_HITM# | 3 |
| TP_H_PCREQ# | A11 | TP_H_PCREQ# | 1 |
| H_REQ#0 | A7 | H_REQ#0 | 3 |
| H_REQ#1 | D7 | H_REQ#1 | 3 |
| H_REQ#2 | B8 | H_REQ#2 | 3 |
| H_REQ#3 | C7 | H_REQ#3 | 3 |
| H_REQ#4 | A8 | H_REQ#4 | 3 |
| H_RS#0 | A4 | H_RS#0 | 3 |
| H_RS#1 | C5 | H_RS#1 | 3 |
| H_RS#2 | B4 | H_RS#2 | 3 |
| H_CPUSLP# | G8 | H_CPUSLP# | 3,12 |
| H_TRDY# | B5 | H_TRDY# | 3 |






Dothan A : R282
NO STUFF

Near Alviso 0.5" ← → Near CRT Bead 0.5"



Layout Note:
Route as short
as possible.


ASUS Title : Alviso GMCH (2)
 ASUSTek COMPUTER INC Engineer: Quan-Tai Lin
 Size Project Name
 Custom A3E
 Date: Wednesday, January 26, 2005 Sheet 7 of 50



Layout Note: VssA_CRTDAC
Route caps within 250mil of Alviso. Route FB within 3" of Alviso.

Route VssA_CRTDAC GND from GMCH to decoupling cap ground lead and then connect to the gnd plane

| Alviso Core | | | |
|-------------|-----|-------|------|
| | Min | Typ | Max |
| VCC | 1V | 1.05V | 1.1V |
| ICC | | | 3.7A |




Note: All VCCSM pins shorted internally.

Note: All VCCSM pins shorted internally.

DDR-2.5V (2 Slot)
2.4V / 2.5V / 2.6V
/ / 2.4A

Route VssATVGB GND from GMCH to decoupling cap ground lead and then connect to the gnd plane

| | | | |
|-----------------------------------|----------------------------|--------------------------------|---------|
| ASUS | | Title : Alviso GMCH (4) | |
| ASUSTek COMPUTER INC | | Engineer: Quan-Tai Lin | |
| Size Custom | Project Name A3E | Rev 1.0 | |
| Date: Wednesday, January 26, 2005 | | Sheet | 9 of 50 |



VSSA

NCTF

U36H
ALVISO_BGA1257


U36E
ALVISO_BGA1257

| | | | |
|-----------------------------------|----------------------------|-------------------------|----------|
| | | Title : Alviso GMCH (5) | |
| ASUSTek COMPUTER INC | | Engineer: Quan-Tai Lin | |
| Size Custom | Project Name A3E | Rev 1.0 | |
| Date: Wednesday, January 26, 2005 | | Sheet | 10 of 50 |


CFG[2:0] are HVMOS (+2.5VS)
 CFG[17..3] have internal pullup resistors. /AGTL+(VCCP)/
 CFG[19..18] have internal pulldown resistors. /HVMOS(+2.5VS)/
 SDVOCRTL_DATA has internal pulldown resistors.

SDVOCRTL_DATA :
 LOW = No SDVO device present (Default)

CFG5 : LOW = DMI X 2
 HIGH = DMI X 4 (Default)




CFG6 : LOW = DDR2 SDRAM
 HIGH = DDR SDRAM (Default)




CFG7 : CPU STRAP

LOW = Mobile Prescott
 HIGH = Dothan CPU (Default)




CFG8 : PCI-X POWER Saving

LOW = PCI-X POWER Saving
 HIGH (Default)




CFG9 : PCIE GRAPHIC LANE

LOW = REVERSE LANE
 HIGH = NORMAL OPERATION (Default)




CFG16 : FSB DYNAMIC ODT

LOW = Dynamic ODT Disabled
 HIGH = Dynamic ODT Enabled (Default)










CFG18 : VCC SELECT

LOW = 1.05V (Default)
 HIGH = 1.5V







CFG19 : VTT SELECT

LOW = 1.05V (Default)
 HIGH = 1.2V



ICH6-M from 02-010002500 change to 02-010004402 on bom list


Unused SATA pin
- Connect RX, RBIAS, CLK to GND
- Leave TX, LED# as NC




ASUS Title : ICH6_M (1)
 ASUSTek COMPUTER INC Engineer: Quan-Tai Lin
 Size Project Name
 Custom A3E
 Date: Wednesday, January 26, 2005 Sheet 12 of 50

* 56 within 1" from the ICH6-M pins
* 75 W pull-up to VCCP within 2" from the series resistor


U20A





PCI_AD[0..31] 26,27,29




U20B



USB P0 B, P1 B, P2 B, P3 B, P4 B, P5 B, P6 B, P7




(USB 4 for CAMERA)
(USB 5 for WLAN)





PLACE within 500 mils of ICH.

PLACE within 500 mils of ICH. 5.5mil/8mil

INTERNAL PULL-DOWN SIGNALS :
 AC_BITCLK, AC_RST#, AC_SDIN[2:0],
 AC_SDOUT, AC_SYNC, DPSPVPR,
 LAN_CLK, PDD[7], SDD[7],
 PDDREQ, SDDREQ, SPKR,
 USB[7:0][P,N]
 INTERNAL PULL-UP SIGNALS :
 EE_DIN, EE_DOUT,
 GNT[B:A]#, GNT[5]#,
 GPIO[17:16], LAD[3:0]#,
 LDRQ[1:0], LAN_RXD[2:0],
 PME#, PWRBTN#




PCB_VID 0 1 2
 MB_V1.0 0 0 0
 PCB_VID3 : PROJECT CODE




| | | | |
|-----------------------------------|----------------|-------------------------------|-----|
| | | Title : ICH6_M (2) | |
| ASUSTek COMPUTER INC | | Engineer: Quan-Tai Lin | |
| Size | Project Name | | Rev |
| Custom | A3E | | 1.0 |
| Date: Wednesday, January 26, 2005 | Sheet 13 of 50 | | |

Place 0.01uF within 100mils of ICH near pin AA19


Place 4X0.1uF Distribute near pin ICH6 Package edge











Place BOTH within 100mils of ICH near pin D27




Place 0.1uF near AG10
Place 0.1uF near E26, E27
Place 0.1uF near AG13, AG16
Place 0.1uF near A2-A6, D1-H1












Place 0.1uF within 100mils of ICH near pin AG23



- AA19 VCC1_5_21
- AA20 VCC1_5_22
- AA21 VCC1_5_23
- L11 VCC1_5_24
- L12 VCC1_5_25
- L14 VCC1_5_26
- L16 VCC1_5_27
- M11 VCC1_5_28
- M17 VCC1_5_29
- P11 VCC1_5_30
- P17 VCC1_5_31
- T11 VCC1_5_32
- T17 VCC1_5_33
- T19 VCC1_5_34
- U12 VCC1_5_35
- U14 VCC1_5_36
- U16 VCC1_5_37
- U17 VCC1_5_38
- G8 VCC1_5_39
- D24 VCC1_5_40
- D25 VCC1_5_41
- D26 VCC1_5_42
- D27 VCC1_5_43
- E20 VCC1_5_44
- E21 VCC1_5_45
- E22 VCC1_5_46
- E23 VCC1_5_47
- E24 VCC1_5_48
- F20 VCC1_5_49
- G20 VCC1_5_50
- F9 VCC1_5_51
- VCC1_5_52



Place 0.1uF near AB18




ASUS Title : **ICH6_M (3)**

ASUSTek COMPUTER INC Engineer: **Quan-Tai Lin**

| | | |
|--------|--------------|-----|
| Size | Project Name | Rev |
| Custom | A3E | 1.0 |

Date: Wednesday, January 26, 2005 Sheet 14 of 50







Near CRT ESD Diodes

Near CRT ESD Diodes


PLACE ESD Diodes near VGA port

Note: CRT_Red, CRT Green, CRT Blue are ground reference.




PLACE ESD Diodes near TV port

LCD Backlight Control




LCD LVDS Interface

Cable Requirement:
Impedance: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"




INVERTER Interface





BIOS
ADJ_BL: KBC output D/A signal (adjust voltage level) to adjust Back light.

BIOS
BACK_OFF#:When user push "Fn+F7" button, BIOS active this pin to turn off back light.




Pin 19 : Add a USB 2.0 Shielding GND cable to USB module.




700Vrms@5 mAms
(Min. 3 mAms)6 mAms(Max. 6.5 mAms)

| | | | |
|----------------------|-----------------------------|-------------------------|----------|
| ASUS | | Title : LVDS & INVERTER | |
| ASUSTeK COMPUTER INC | | Engineer: Quan-Tai Lin | |
| Size | Project Name | | Rev |
| Custom | A3E | | 1.0 |
| Date: | Wednesday, January 26, 2005 | Sheet | 16 of 50 |










ASUS Title : **DDR1_SO-DIMM**
 ASUSTek COMPUTER INC Engineer: **Quan-tai Lin**
 Size Project Name
 Custom **A3E**
 Date: Wednesday, January 26, 2005 Sheet 17 of 50






<Variant Name>

| | | | |
|-----------------------------------|--------------|-----------------------------------|----------|
| | | Title DDR DATA TERMINATION | |
| ASUSTek COMPUTER INC | | Engineer: <i>Quan-tai Lin</i> | |
| Size | Project Name | | Rev |
| Custom | A3E | | 1.0 |
| Date: Wednesday, January 26, 2005 | | Sheet | 18 of 50 |




<Variant Name>



| Bus | Rate | Rate | CPU | SBC | SATA | PCI |
|-----|------|------|--------|--------|--------|-------|
| 0 | 0 | 0 | 200.00 | 100.00 | 100.00 | 33.33 |
| 0 | 1 | 0 | 133.33 | 100.00 | 100.00 | 33.33 |
| 0 | 1 | 0 | 200.00 | 100.00 | 100.00 | 33.33 |
| 0 | 1 | 1 | 133.33 | 100.00 | 100.00 | 33.33 |
| 1 | 0 | 0 | 333.33 | 100.00 | 100.00 | 33.33 |
| 1 | 0 | 1 | 133.33 | 100.00 | 100.00 | 33.33 |
| 1 | 1 | 0 | 400.00 | 100.00 | 100.00 | 33.33 |






| | 1or4 | 2or3 |
|------------|------|------|
| Dothan 533 | 4 | 3 |
| Dothan 400 | 1 | 2 |
| Celeron | 1 | 2 |
| Banias | 1 | 2 |




R441 10K pull up to +3VS for CPUCLK2_ITP
R442 10K pull down to GND for SRC5





PLACE termination close to source IC




H: Freq will jump to a preprogrammed value in the I2C






ASUS Title : **CLOCK GEN**
 ASUSTek COMPUTER INC Engineer: **Quan-Tai Lin**
 Size Project Name
 Custom **A3E**
 Date: Wednesday, January 26, 2005 Sheet 20 of 50



| | | | |
|------|----|----|----|
| TYPE | JP | UK | US |
| KID1 | H | H | L |
| KID2 | L | H | L |












P54,P55,P43,P50 are wake-up event inputs when KBC in standby mode




ASUS Title : KBC M38857
 ASUSTek COMPUTER INC Engineer: Quan-Tai Lin
 Size Project Name
 Custom A3E
 Date: Wednesday, January 26, 2005 Sheet 21 of 50





Super I/O












INTMIC_A:GND_AUDIO
: W/P/X = 12/5/15mils

















L_TDP ,L_TDN termination resistors should be near chip



L_RDP ,L_RDN termination resistors should be near transformer-U32




LAN PORT




RJ 45 & RJ 11
BOTTOM VIEW

LAYOUT SWAP








PRINT PORT






MDC

For MDC module







- CINT#/IREQ# TPC281 1 T248
- CSERR#/WAIT# TPC281 1 T256
- CREQ#/INPACK# TPC281 1 T258
- CAUDIO/SPKR_IN#/BVD2 TPC281 1 T259
- CSTOP#/A20 TPC281 1 T244
- CDEVSEL#/A21 TPC281 1 T246
- CTRDY#/A22 TPC281 1 T157
- CIRDY#/A15 TPC281 1 T250
- CSTSCHG/STSCHG#/BVD1 TPC281 1 T260
- CBLOCK#/A19 TPC281 1 T149
- CPERR#/A14 TPC281 1 T245
- CCLKRUN#/IOIS16# TPC281 1 T266







PCMCIA

| | | |
|-------|-------|-------|
| CCD1# | CCD2# | 16bit |
| L | L | |
| OTHER | | 32bit |













1. CLOSE TO R5C841
2. The area is as compact as possible, length < 10 mm
3. TPA Pair and TPB pair mismatch < 2.5mm
4. No via recommend , maxmium is one.
5. Total length < 50 mm
6. Differential impedance is 110+/- 6 ohm
7. TPA Pair trace or TPB pair trace mismatch < 1.25mm










HD_CSEL : Pull-Down, HDD as Master







USB




Power4 Gear




E-Mail










Internet






Touchpad Disable





Power Switch







AC_APR_UC: IN=HIGH / OUT=LOW



74HC74 TRUTH TABLE Rev 1.2

| PRE# | CLR# | CLK | D | Q | Q' |
|------|------|-----|---|----------------|------------------|
| L | H | X | X | H | L |
| H | L | X | X | L | H |
| L | L | X | X | float | float |
| H | H | T | H | H | L |
| H | H | T | L | L | H |
| H | H | L | X | Q ₀ | Q ₀ ' |

(Hold-Time)



System Power Sequence

+VCCRTC -> RTCRST# -> V5REFSUS -> 3.3/1.5VSUS -> RSMRST# -> SUSC# -> SUSB# -> VCCLAN -> LANPWROK -> V5REF -> PWROK -> GMCH -> VCCP -> VCORE

SUSSTAT# -> PCIRST#


CPU : +V CORE, +VCCP, +1.05VS

NB : +1.05VS, +1.5VS, +2.5V, +VCCP

SB : +1.5VSUS, +3.3VSUS, +VCCP, +1.5VS, +3.3VS


DDR : +1.8V, +0.9VS


M24 : +3.3VS, +2.5VS, +1.5VS, +1.8VS, AC_BAT_SYS




POWER ON/OFF SEQUENCE

To Power circuits








| | | |
|--------|------|----------------------|
| SIGNAL | IN: | SUSC#_PWR VSUS_ON |
| POWER | IN: | AC_BAT_SYS |
| | OUT: | +3VO +5VO |



Vref = 0.8 V









SIGNAL IN: SUSB#_PWR
 SUSC#_PWR
 POWER IN: AC_BAT_SYS
 +3VO
 OUT: +1.8V
 +1.5V
 +2.5V
 +VCC_GMCH_CORE
 +5VALWAYS
 +3VALWAYS

For Duthon ,CPU_BSEL0 = LOW ,FSB=533MHZ ,VCCA0=1.5V ,VCCA123=0V
 For celeron ,CPU_BSEL0 = HIGH ,FSB=400MHZ ,VCCA0=1.8V ,VCCA123=1.8V

SIGNAL IN: SUBS#_PWR
 CPU_VRON
 POWER IN: +3VALWAYS
 +3V
 +1.8V
 +VCC_GMCH_CORE
 OUT: +0.9VS
 +1.5VSUS
 +VCCP








OVP VOLT:
17.146V


SHUTDOWN VOLT:
11.6V

1.4A: $V+INE2=24.5*1.4*0.05=1.715V$
 2.5A: $V+INE2=24.5*2.5*0.05=3.0625V$
 PRECHG: $V+INE2=24.5*0.4(A)*0.05=0.5V$


$+Vbat = (R1+R2) / R2 * 4.2$




+5VCHG, +5VLCM, +2.5VREF



BATTERY IN CIRCUIT



Power On Sequence
1 → **12**



| PCI Device | IDSEL# | REQ/GNT# | Interrupts |
|-------------------------|--------|----------|------------|
| 10/100 RTL8100CL | AD16 | 2 | E |
| CARD READER | AD17 | 1 | B |
| CARDBUS | AD17 | 1 | C |
| 1394 | AD17 | 1 | D |
| MINIPCI (802.11a/b/g) | AD19 | 3 | G,H |

| SM-Bus Device | SM-Bus Address |
|-----------------|-----------------|
| Clock Generator | 1101001x (D2) |
| SO-DIMM 0 | 1010000x (A0) |
| SO-DIMM 1 | 1010001x (A2) |
| Thermal Sensor | 0101110x (5C) |
| PIC | 1001001x (92) |

| ICH6-M GPIO | A5V | Note | Volt |
|-------------|--------------|--------------------------|--------|
| GPI 0 | | | +3VS |
| GPI 1 | | | +3VS |
| GPI 2 | | | +3VS |
| GPI 3 | | | +3VS |
| GPI 4 | | | +3VS |
| GPI 5 | | | |
| GPI 7 | | | +3VS |
| GPI 8 | EXTSMI# | | +3VSUS |
| GPI 11 | LID_ICH# | | +3VSUS |
| GPI 12 | KB_SCI# | | +3VSUS |
| GPI 13 | SIO_SMI# | | +3VSUS |
| GPI 14 | | | +3VSUS |
| GPI 15 | | | +3VSUS |
| GPO 16 | | | |
| GPO 17 | | | |
| GPO 19 | PWRLED_1HZ | | +3VS |
| GPO 21 | BACK_OFF# | | +3VS |
| GPO 23 | FWH_WP# | | +3VS |
| GPO 24 | 802_LED_EN# | | +3VSUS |
| GPI 26 | SATA_DET#0 | Unused pull-up to Vcc3_3 | +3VS |
| GPI 27 | | | +3VSUS |
| GPI 28 | | | +3VSUS |
| GPI 29 | PCB_ID2 | Default : 0 | +3VS |
| GPI 30 | PCB_ID0 | Default : 0 | +3VS |
| GPI 31 | PCB_ID1 | Default : 0 | +3VS |
| GPI 33 | CPUFAN_SPD_A | | +3VS |
| GPO 34 | WLAN_ON# | | +3VS |
| GPI 40 | PANEL_ID0 | | +3VS |
| GPI 41 | PANEL_ID1 | | +3VS |
| GPO 48 | | | |
| GPO 49 | | | |
| GPIO 25 | CB_SD# | Diode | +3V |

| KBC GPIO | A5V | Note |
|-------------|---------------|----------------------------------|
| P23(Pin 35) | CHG_FULL_OC | |
| P22(Pin 36) | BAT_LEARN | |
| P21(Pin 37) | KBC_P21 | |
| P20(Pin 38) | KBCRSM | |
| P42(Pin 23) | WATCHDOG | |
| P43(Pin 22) | OP_SD# | POSTCode前拉Low,ACPI前拉High,ACPI後放掉 |
| P44(Pin 21) | KB_CPURST | |
| P45(Pin 20) | KB_GATEA20 | |
| P46(Pin 19) | KBCSCI | |
| P47(Pin 18) | PM_CLKRUN# | |
| P50(Pin 17) | BAT_LLOW#_OC | |
| P51(Pin 16) | KID1 | |
| P52(Pin 15) | KID2 | |
| P53(Pin 14) | CLR_DJ# | |
| P54(Pin 13) | BAT_SEL# | |
| P55(Pin 12) | BAT1_IN#_OC | |
| P56(Pin 11) | FAN_DA1 | |
| P57(Pin 10) | ADJ_BL | |
| P67(Pin 74) | DJ_LED# | |
| P66(Pin 75) | SWDJ_EN# | |
| P65(Pin 76) | GAIN_AMP_K# | 0->-6 V/V 1->NORMAL |
| P64(Pin 77) | ACIN_OC | |
| P63(Pin 78) | DISTP# | |
| P62(Pin 79) | MARATHON# | |
| P61(Pin 80) | INTERNET# | |
| P60(Pin 1) | EMAIL# | |
| P75(Pin 4) | KB_CLK | |
| P74(Pin 5) | MS_CLK | |
| P73(Pin 6) | TPAD_CLK | |
| P72(Pin 7) | KB_DAT | |
| P71(Pin 8) | MS_DAT | |
| P70(Pin 9) | TPAD_DAT | |
| P77(Pin 2) | SMC_BAT | |
| P76(Pin 3) | SMD_BAT | |
| P27(Pin 31) | SCROLL_LED# | |
| P26(Pin 32) | NUM_LED# | |
| P25(Pin 33) | CAP_LED# | |
| P24(Pin 34) | SET_PLTRSTNS# | |
| P40(Pin 27) | EXT_SMI | |
| P41(Pin 26) | EMAIL_LED# | |

| Rev. | Data | Description |
|-----------------|-----------|--|
| 1.0 | 05' 01/06 | Initial release |
| 2005/01/21-1140 | | R735.R736.R750.R752 footprint change to 0603 |
| 2005/01/21-1140 | | JP28 for CMOS clear renames to JRST1 and no mount |
| 2005/01/21-1140 | | U19.77 signal changes to ACIN_OC and R245 still mount |
| 2005/01/21-1140 | | R73.R75.R76.R77 value change to 470ohm and R41 is 330ohm |
| 2005/01/21-1140 | | R519 value changes to 100Kohm |
| 2005/01/24-1035 | | Add SW8 ,R797 but no mount |
| 2005/01/26-0945 | | R109 value changes to 820Kohm |
| 2005/01/26-0945 | | D72 mount |
| | | |
| | | |
| | | |
| | | |

| Rev. | Data | Description |
|-----------------|------|--|
| For RM: | | |
| 2005/01/24-1035 | | Page 31 no mount : R566,Q114,Q115,C579,C564 Page 20 no mount : R54,R43,Q16,Q19,R412 Page 41 no mount : R657,R643,Q122,Q123 Mount SW8 ,R797 Add SWITCH TABLE for CPU frequency select |

