### NE5517/5517A

#### DESCRIPTION

The NE5517 contains two current-controlled transconductance amplifiers, each with a differential input and push-pull output. The NE5517 offers significant design and performance advantages over similar devices for all types of programmable gain applications. Circuit performance is enhanced through the use of linearizing diodes at the inputs which enable a 10dB signal-to-noise improvement referenced to 0.5% THD. The NE5517 is suited for a wide variety of industrial and consumer applications and is recommended as the preferred circuit in the Dolby\* HX (Headroom Extension) system.


Constant impedance buffers on the chip allow general use of the NE5517. These buffers are made of Darlington transistor and a biasing network which changes bias current in dependence of I<sub>ABC</sub>.

Therefore, changes of output offset voltages are almost eliminated. This is an advantage of the NE5517 compared to LM13600. With the LM13600, a burst in the bias current I<sub>ABC</sub> guides to an audible offset voltage change at the output. With the constant impedance buffers of the NE5517 this effect can be avoided and makes this circuit preferable for high quality audio applications.

#### **FEATURES**

- · Constant impedance buffers
- ΔVBE of buffer is constant with amplifier IBIAS change
- Pin compatible with LM13600
- · Excellent matching between amplifiers
- Linearizing diodes
- High output signal-to-noise ratio

#### PIN CONFIGURATION



#### **APPLICATIONS**

- Multiplexers
- Timers
- Electronic music synthesizers
- Dolby™ HX Systems
- · Current-controlled amplifiers, filters
- · Current-controlled oscillators, impedances


Dolby is a registered trademark of Dolby Laboratories Inc., San Francisco, Calif.

#### **PIN DESIGNATION**


PIN NO.	SYMBOL	NAME AND FUNCTION
1	I <sub>ABC</sub>	Amplifier bias input A
2	D	Diode bias A
3	+IN	Non-inverting input A
4	-iN	Inverting input A
5	v <sub>o</sub>	Output A
6	V-	Negative supply
7	IN <sub>BUFFER</sub>	Buffer input A
8	VO <sub>BUFFER</sub>	Buffer output A
9	VO <sub>BUFFER</sub>	Buffer output B
10	IN <sub>BUFFER</sub>	Buffer input B
11	V+	Positive supply
12	Vo	Output B
13	-IN	Inverting input B
14	+IN	Non-inverting input B
15	D	Diode bias B
16	ABC	Amplifier bias input B

# NE5517/5517A

### **CIRCUIT SCHEMATIC**



### **CONNECTION DIAGRAM**



# NE5517/5517A

#### ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
16-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE5517N	0406C
16-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE5517AN	0406C
16-Pin Small Outline (SO) Package	0 to +70°C	NE5517D	0005D

#### **ABSOLUTE MAXIMUM RATINGS**

SYMBOL	PARAMETER	RATING	UNIT	
V <sub>S</sub> .	Supply voltage <sup>1</sup>			
	NE5517	36 V <sub>DC</sub> or ±18	V	
	NE5517A	44 V <sub>DC</sub> or ±22	V	
P <sub>D</sub>	Power dissipation, T <sub>A</sub> =25°C (still air) <sup>2</sup>			
	NE5517N, NE5517AN	1500	mW	
	NE5517D	1125	mW	
V <sub>IN</sub>	Differential input voltage	±5	V	
I <sub>D</sub>	Diode bias current	2	mA	
I <sub>ABC</sub>	Amplifier bias current	2	mA	
Isc	Output short-circuit duration	Indefinite	1	
lout	Buffer output current <sup>3</sup>	20	mA	
TA	Operating temperature range			
	NE5517N, NE5517AN	0°C to +70	°C	
V <sub>DC</sub>	DC input voltage	+V <sub>S</sub> to -V <sub>S</sub>		
T <sub>STG</sub>	Storage temperature range	-65°C to +150°C	°C	
T <sub>SOLD</sub>	Lead soldering temperature (10sec max)	300	°C	

#### NOTES:

#### DC ELECTRICAL CHARACTERISTICS<sup>1</sup>

SYMBOL	PARAMETER	TEST CONDITIONS	NE5517			NE5517A			
			Min	Тур	Max	Min	Тур	Max	UNIT
				0.4	5		0.4	2	mV
Vos	Input offset voltage	Over temperature range	1					5	mV
		I <sub>ABC</sub> 5μA		0.3	5		0.3	2	mV
	ΔV <sub>OS</sub> /ΔT	Avg. TC of input offset voltage		7			7		μV/°C
	V <sub>OS</sub> including diodes	Diode bias current (I <sub>D</sub> )=500μA		0.5	5		0.5	2	mV
Vos	Input offset change	5μA ≤ I <sub>ABC</sub> ≤ 500μA		0.1			0.1	3	mV
los	Input offset current			0.1	0.6		0.1	0.6	μA
	ΔΙ <sub>ΟS</sub> /ΔΤ	Avg. TC of input offset current		0.001			0.001		μ <b>Α</b> /°C
IBIAS	Input bias current	Over temperature range		0.4 1	5 8		0.4 1	5 7	μ <b>Α</b> μ <b>Α</b>
	ΔΙ <sub>Β</sub> /ΔΤ	Avg. TC of input current		0.01			0.01		μΑ/°C
9м	Forward transconductance	Over temperature range	6700 5400	9600	13000	7700 4000	9600	12000	μmho μmho
	g <sub>M</sub> tracking			0.3			0.3		dB
<sup>1</sup> оит	Peak output current	R <sub>L</sub> =0, I <sub>ABC</sub> =5μA R <sub>L</sub> =0, I <sub>ABC</sub> =500μA R <sub>L</sub> =0,	350 300	5 500	650	3 350 300	5 500	7 650	μ <b>Α</b> μ <b>Α</b> μΑ

<sup>1.</sup> For selections to a supply voltage above ±22V, contact factory
2. The following derating factors should be applied above 25°C

N package at 12.0mW/°C

D package at 9.0mW/°C

3. Buffer output current should be limited so as to not exceed package dissipation.

# NE5517/5517A

### DC ELECTRICAL CHARACTERISTICS<sup>1</sup> (continued)

SYMBOL	PARAMETER	TEST CONDITIONS	NE5517			NE5517A			
			Min	Тур	Max	Min	Тур	Max	UNIT
V <sub>OUT</sub>	Peak output voltage								
	Positive	R <sub>L</sub> =∞, 5μA≤I <sub>ABC</sub> ≤500μA	+12	+14.2		+12	+14.2	1	٧
	Negative	R <sub>L</sub> =∞, 5μA≤I <sub>ABC</sub> ≤500μA	-12	-14.4		-12	-14.4	i	V
lcc	Supply current	I <sub>ABC</sub> =500μA, both channels		2.6	4		2.6	4	mA
	V <sub>OS</sub> sensitivity								
	Positive	Δ V <sub>OS</sub> /Δ V+		20	150		20	150	μV/V
	Negative	Δ V <sub>OS</sub> /Δ V-		20	150		20	150	μV/V
CMRR	Common-mode rejection ration		80	110		80	110		dB
	Common-mode range		±12	±13.5		±12	±13.5		V
	Crosstalk	Referred to input <sup>2</sup> 20Hz <f<20khz< td=""><td></td><td>100</td><td></td><td></td><td>100</td><td></td><td>dB</td></f<20khz<>		100			100		dB
I <sub>IN</sub>	Differential input current	I <sub>ABC</sub> =0, input=±4V		0.02	100		0.02	10	nA
	Leakage current	I <sub>ABC</sub> =0 (Refer to test circuit)		0.2	100		0.2	5	nA
RiN	Input resistance		10	26		10	26		kΩ
B <sub>W</sub>	Open-loop bandwidth		1	2			2		MHz
SR	Slew rate	Unity gain compensated		50			50		V/µs
IN <sub>BUFFER</sub>	Buff. input current	5		0.4	5		0.4	5	μА
VO- BUFFER	Peak buffer output voltage	5	10			10			v
	ΔV <sub>BE</sub> of buffer	Refer to Buffer V <sub>BE</sub> test <sup>3</sup> circuit		0.5	5		0.5	5	mV

August 31, 1994 95


NOTES:

1. These specifications apply for V<sub>S</sub>=±15V, T<sub>A</sub>=25°C, amplifier bias current (I<sub>ABC</sub>)=500μA, Pins 2 and 15 open unless otherwise specified. The inputs to the buffers are grounded and outputs are open.

2. These specifications apply for V<sub>S</sub>=±15V, I<sub>ABC</sub>=500μA, R<sub>OUT</sub>=5kΩ connected from the buffer output to -V<sub>S</sub> and the input of the buffer is connected to the transconductance amplifier output.


3. V<sub>S</sub>=±15, R<sub>OUT</sub>=5kΩ connected from Buffer output to -V<sub>S</sub> and 5μA ≤I<sub>ABC</sub> ≤500μA.

#### TYPICAL PERFORMANCE CHARACTERISTICS




# NE5517/5517A

#### TYPICAL PERFORMANCE CHARACTERISTICS (Continued)




### NE5517/5517A

#### TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



#### **APPLICATIONS**



#### **CIRCUIT DESCRIPTION**

The circuit schematic diagram of one-half of the NE5517, a dual operational transconductance amplifier with linearizing diodes and impedance buffers, is shown in Figure 1.

### 1. Transconductance Amplifier

The transistor pair,  $Q_4$  and  $Q_5$ , forms a transconductance stage. The ratio of their collector currents ( $I_4$  and  $I_5$ , respectively) is defined by the differential input voltage,  $V_{\rm IN}$ , which is shown in equation 1.

$$V_{IN} = \frac{KT}{q} \ln \frac{l_5}{l_4} \tag{1}$$

Where VIN is the difference of the two input voltages

KT = 26mV at room temperature (300°k).

Transistors  $Q_1$ ,  $Q_2$  and diode  $D_1$  form a current mirror which focuses the sum of current  $I_4$  and  $I_5$  to be equal to amplifier bias current  $I_8$ :

$$l_4 + l_5 = l_0 \tag{2}$$

If  $V_{IN}$  is small, the ratio of  $I_5$  and  $I_4$  will approach unity and the Taylor series of In function can be approximated as

$$\frac{KT}{q} \ln \frac{I_5}{I_A} \approx \frac{KT}{q} \frac{I_5 - I_4}{I_A} \tag{3}$$

### NE5517/5517A

and  $l_4 \cong l_5 \cong l_B$ 

$$\begin{split} \frac{KT}{q} & \ln \frac{I_5}{I_4} \approx \frac{KT}{q} \frac{I_5 - I_4}{1/2I_B} = \frac{2KT}{q} \frac{I_5 - I_4}{I_B} = V_N^{(4)} \\ & I_5 - I_4 = V_{IN} \frac{\left(I_B^{\alpha}\right)}{2KT} \end{split}$$

The remaining transistors (Q $_6$  to Q $_{11}$ ) and diodes (D $_4$  to D $_6$ ) form three current mirrors that produce an output current equal to I $_5$  minus I $_4$ . Thus:

$$V_{IN} \left( I_B \frac{q}{2KT} \right) = I_O$$
 (5)  
The term  $\frac{\left( I_B q^0 \right)}{2KT}$  is then the transconductance

of the amplifier and is proportional to IB.

#### 2. Linearizing Diodes

For  $V_{IN}$  greater than a few millivolts, equation 3 becomes invalid and the transconductance increases non-linearly. Figure 2 shows how the internal diodes can linearize the transfer function of the operational amplifier. Assume  $D_2$  and  $D_3$  are biased with current sources and the input signal current is  $I_{S_1}$ . Since

$$I_4 + I_5 = I_B$$
 and  $I_5 - I_4 = I_0$ , that is:

$$I_4 = (I_B - I_0), I_5 = (I_B + I_0)$$

For the diodes and the input transistors that have identical geometries and are subject to similar voltages and temperatures, the following equation is true:

$$\frac{T}{q} \ln \frac{\frac{I_D}{2} + I_S}{\frac{I_D}{2} - I_S} = \frac{KT}{q} \ln \frac{1/2(I_B + I_O)}{1/2(I_B - I_O)}$$
(6)

$$I_O = I_S \frac{2^l B}{I_D}$$
 for  $II_S I < \frac{I_D}{2}$ 

The only limitation is that the signal current should not exceed ID.

#### 3. Impedance Buffer

The upper limit of transconductance is defined by the maximum value of  $I_B$  (2mA). The lowest value of  $I_B$  for which the amplifier will function therefore determines the overall dynamic range. At low values of  $I_B$ , a buffer with very low input bias current is desired. A Darlington amplifier with constant-current source ( $Q_{14}, Q_{15}, Q_{16}, D_7, D_8, and R_1$ ) suits the need.

#### **APPLICATIONS**

#### Voltage-Controlled Amplifier

In Figure 3, the voltage divider  $R_2$ ,  $R_3$  divides the input-voltage into small values (mV range) so the amplifier operates in a linear manner.

It is:

$$I_{OUT} = -V_{IN} \cdot \frac{R_3}{R_2 + R_3} \cdot gM;$$

$$V_{OUT} = I_{OUT} \cdot R_L;$$

$$A = \frac{V_{OUT}}{V_{IN}} = \frac{R_3}{R_2 + R_3} \cdot gM \cdot R_L$$

(3) 
$$g_M = 19.2 I_{ABC}$$


(gM in µmhos for IABC in mA)

Since  $g_M$  is directly proportional to  $I_{ABC}$ , the amplification is controlled by the voltage  $V_C$  in a simple way.


When V<sub>C</sub> is taken relative to -V<sub>CC</sub> the following formula is valid:

$$I_{ABC} = \frac{(V_C - 1.2V)}{R_1}$$

The 1.2V is the voltage across two base-emitter baths in the current mirrors. This circuit is the base for many applications of the NE5517.



#### NE5517/5517A



#### Stereo Amplifier With Gain Control

Figure 4 shows a stereo amplifier with variable gain via a control input. Excellent tracking of typical 0.3dB is easy to achieve. With the potentiometer,  $R_{\rm P}$ , the offset can be adjusted. For AC-coupled amplifiers, the potentiometer may be replaced with two  $510\Omega$  resistors.

#### Modulators

Because the transconductance of an OTA (Operational Transconductance Amplifier) is directly proportional to I<sub>ABC</sub>, the amplification of a signal can be controlled easily. The output current is the product from transconductancexinput voltage. The circuit is effective up to approximately 200kHz. Modulation of 99% is easy to achieve.

#### Voltage-Controlled Resistor (VCR)

Because an OTA is capable of producing an output current proportional to the input voltage, a voltage variable resistor can be made. Figure 6 shows how this is done. A voltage presented at the  $R_\chi$  terminals forces a voltage at the input. This voltage is multiplied by  $g_M$  and thereby forces a current through the  $R_\chi$  terminals:

where  $g_M$  is approximately 19.21  $\mu$ MHOs at room temperature. Figure 7 shows a Voltage Controlled Resistor using linearizing diodes. This improves the noise performance of the resistor.

#### **Voltage-Controlled Filters**

Figure 8 shows a Voltage Controlled Low-Pass Filter. The circuit is a unity gain buffer until  $X_C/g_M$  is equal to  $R/R_A$ . Then, the frequency response rolls off at a 6dB per octave with the -3dB point being defined by the given equations. Operating in the same manner, a Voltage Controlled High-Pass Filter is shown in Figure 9. Higher order filters can be made using additional amplifiers as shown in Figures 10 and 11.

#### **Voltage-Controlled Oscillators**

Figure 12 shows a voltage-controlled triangle-square wave generator. With the indicated values a range from 2Hz to 200kHz is possible by varying  $I_{ABC}$  from 1mA to 10 $\mu$ A.

The output amplitude is determined by  $I_{OUT} \times R_{OUT}$ .


Please notice the differential input voltage is not allowed to be above 5V

With a slight modification of this circuit you can get the sawtooth pulse generator, as shown in Figure 13.

#### **APPLICATION HINTS**

To hold the transconductance  $g_M$  within the linear range, I\_ABC should be chosen not greater than 1mA. The current mirror ratio should be as accurate as possible over the entire current range. A current mirror with only two transistors is not recommended. A suitable current mirror can be built with a PNP transistor array which causes excellent matching and thermal coupling among the transistors. The output current range of the DAC normally reaches from 0 to -2mA. In this application, however, the current range is set through  $R_{\rm REF}$  (10kC) to 0 to -1mA.

$$I_{DACMAX} = 2 \cdot \frac{V_{REF}}{R_{REF}} = 2 \cdot \frac{5V}{10k} = 1mA$$








Figure 4. Gain-Controlled Stereo Amplifier



٧c INT +VCC VOUT -vcc Figure 6. VCR






Figure 10. Butterworth Filter - 2nd Order




Figure 11. State Variable Filter

